Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 | #if 0 /* not filled inaty_gt_reg_init yet */ /* Register values for 1280x1024, 75Hz mode (20) */ static struct aty_regvals aty_gt_reg_init_20 = { { 0x10, 0x28, 0x3c }, { }, { } /* pixel clock = 134.61MHz for V=74.81Hz */ }; /* Register values for 1280x960, 75Hz mode (19) */ static struct aty_regvals aty_gt_reg_init_19 = { { 0x10, 0x28, 0x3c }, { }, { } /* pixel clock = 126.01MHz for V=75.01 Hz */ }; /* Register values for 1152x870, 75Hz mode (18) */ static struct aty_regvals aty_gt_reg_init_18 = { { 0x10, 0x28, 0x50 }, { }, { } /* pixel clock = 100.33MHz for V=75.31Hz */ }; /* Register values for 1024x768, 75Hz mode (17) */ static struct aty_regvals aty_gt_reg_init_17 = { { 0x10, 0x28, 0x50 }, { }, { } /* pixel clock = 79.55MHz for V=74.50Hz */ }; /* Register values for 1024x768, 72Hz mode (15) */ static struct aty_regvals aty_gt_reg_init_15 = { { 0x10, 0x28, 0x50 }, { }, { } /* pixel clock = 78.12MHz for V=72.12Hz */ }; #endif /* Register values for 1280x1024, 60Hz mode (20) */ static struct aty_regvals aty_gt_reg_init_20 = { { 0, 0, 0 }, { 0x310086, 0x310084, 0x310084 }, { 0x3070200, 0x30e0300, 0x30e0300 }, { 0x2002312, 0x3002312, 0x3002312 }, 0x7f00a5, 0x2ff0325, 0x260302, 0x20100000, { 0x88, 0x7 } }; /* Register values for 1024x768, 75Hz mode (17) */ static struct aty_regvals aty_gt_reg_init_17 = { { 0, 0, 0 }, { 0xc0085, 0xc0083, 0xc0083 }, { 0x3070200, 0x30e0300, 0x30e0300 }, { 0x2002312, 0x3002312, 0x3002312 }, 0x7f00a3, 0x2ff031f, 0x30300, 0x20100000, { 0x41, 0x3 } }; /* Register values for 1024x768, 72Hz mode (15) */ static struct aty_regvals aty_gt_reg_init_15 = { { 0, 0, 0 }, { 0x310086, 0x310084, 0x310084 }, { 0x3070200, 0x30e0300, 0x30e0300 }, { 0x2002312, 0x3002312, 0x3002312 }, 0x7f00a5, 0x2ff0325, 0x260302, 0x20100000, { 0x88, 0x7 } }; /* Register values for 1024x768, 60Hz mode (14) */ static struct aty_regvals aty_gt_reg_init_14 = { { 0, 0, 0 }, { 0x310086, 0x310084, 0x310084 }, { 0x3060200, 0x30d0300, 0x30d0300 }, { 0x2002312, 0x3002312, 0x3002312 }, 0x7f00a7, 0x2ff0325, 0x260302, 0x20100000, { 0x6c, 0x6 } }; /* Register values for 832x624, 75Hz mode (13) */ static struct aty_regvals aty_gt_reg_init_13 = { { 0x200, 0x200, 0x200 }, { 0x28006f, 0x28006d, 0x28006c }, { 0x3050200, 0x30b0300, 0x30e0600 }, { 0x2002312, 0x3002312, 0x6002312 }, 0x67008f, 0x26f029a, 0x230270, 0x1a100040, { 0x4f, 0x05 } }; #if 0 /* not filled in yet */ /* Register values for 800x600, 75Hz mode (12) */ static struct aty_regvals aty_gt_reg_init_12 = { { 0x10, 0x28, 0x50 }, { }, { } /* pixel clock = 49.11MHz for V=74.40Hz */ }; /* Register values for 800x600, 72Hz mode (11) */ static struct aty_regvals aty_gt_reg_init_11 = { { 0x10, 0x28, 0x50 }, { }, { } /* pixel clock = 49.63MHz for V=71.66Hz */ }; /* Register values for 800x600, 60Hz mode (10) */ static struct aty_regvals aty_gt_reg_init_10 = { { 0x10, 0x28, 0x50 }, { }, { } /* pixel clock = 41.41MHz for V=59.78Hz */ }; /* Register values for 640x870, 75Hz Full Page Display (7) */ static struct aty_regvals aty_gt_reg_init_7 = { { 0x10, 0x30, 0x68 }, { }, { } /* pixel clock = 57.29MHz for V=75.01Hz */ }; #endif /* Register values for 640x480, 67Hz mode (6) */ static struct aty_regvals aty_gt_reg_init_6 = { { 0x200, 0x200, 0x200 }, { 0x28005b, 0x280059, 0x280058 }, { 0x3040200, 0x3060300, 0x30c0600 }, { 0x2002312, 0x3002312, 0x6002312 }, 0x4f006b, 0x1df020c, 0x2301e2, 0x14100040, { 0x35, 0x07 } }; #if 0 /* not filled in yet */ /* Register values for 640x480, 60Hz mode (5) */ static struct aty_regvals aty_gt_reg_init_5 = { { 0x200, 0x200, 0x200 }, { }, { 0x35, 0x07 } }; #endif |