Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 | /* * QLogic ISP1020 Intelligent SCSI Processor Driver (PCI) * Written by Erik H. Moe, ehm@cris.com * Copyright 1995, Erik H. Moe * * This program is free software; you can redistribute it and/or modify it * under the terms of the GNU General Public License as published by the * Free Software Foundation; either version 2, or (at your option) any * later version. * * This program is distributed in the hope that it will be useful, but * WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU * General Public License for more details. */ /* Renamed and updated to 1.3.x by Michael Griffith <grif@cs.ucr.edu> */ /* * $Date: 1995/09/22 02:23:15 $ * $Revision: 0.5 $ * * $Log: isp1020.c,v $ * Revision 0.5 1995/09/22 02:23:15 root * do auto request sense * * Revision 0.4 1995/08/07 04:44:33 root * supply firmware with driver. * numerous bug fixes/general cleanup of code. * * Revision 0.3 1995/07/16 16:15:39 root * added reset/abort code. * * Revision 0.2 1995/06/29 03:14:19 root * fixed biosparam. * added queue protocol. * * Revision 0.1 1995/06/25 01:55:45 root * Initial release. * */ #include <linux/blk.h> #include <linux/kernel.h> #include <linux/string.h> #include <linux/ioport.h> #include <linux/sched.h> #include <linux/types.h> #include <linux/bios32.h> #include <linux/pci.h> #include <linux/delay.h> #include <linux/unistd.h> #include <asm/io.h> #include <asm/irq.h> #include "sd.h" #include "hosts.h" #include "qlogicisp.h" /* Configuration section *****************************************************/ /* Set the following macro to 1 to reload the ISP1020's firmware. This is the latest firmware provided by QLogic. This may be an earlier/later revision than supplied by your board. */ #define RELOAD_FIRMWARE 1 /* Set the following macro to 1 to reload the ISP1020's defaults from nvram. If you are not sure of your settings, leave this alone, the driver will use a set of 'safe' defaults */ #define USE_NVRAM_DEFAULTS 0 /* Macros used for debugging */ #define DEBUG_ISP1020 0 #define DEBUG_ISP1020_INT 0 #define DEBUG_ISP1020_SETUP 0 #define TRACE_ISP 0 #define DEFAULT_LOOP_COUNT 1000000 /* End Configuration section *************************************************/ #include <linux/module.h> #if TRACE_ISP # define TRACE_BUF_LEN (32*1024) struct { u_long next; struct { u_long time; u_int index; u_int addr; u_char * name; } buf[TRACE_BUF_LEN]; } trace; #define TRACE(w, i, a) \ { \ unsigned long flags; \ \ save_flags(flags); \ cli(); \ trace.buf[trace.next].name = (w); \ trace.buf[trace.next].time = jiffies; \ trace.buf[trace.next].index = (i); \ trace.buf[trace.next].addr = (long) (a); \ trace.next = (trace.next + 1) & (TRACE_BUF_LEN - 1); \ restore_flags(flags); \ } #else # define TRACE(w, i, a) #endif #if DEBUG_ISP1020 #define ENTER(x) printk("isp1020 : entering %s()\n", x); #define LEAVE(x) printk("isp1020 : leaving %s()\n", x); #define DEBUG(x) x #else #define ENTER(x) #define LEAVE(x) #define DEBUG(x) #endif /* DEBUG_ISP1020 */ #if DEBUG_ISP1020_INTR #define ENTER_INTR(x) printk("isp1020 : entering %s()\n", x); #define LEAVE_INTR(x) printk("isp1020 : leaving %s()\n", x); #define DEBUG_INTR(x) x #else #define ENTER_INTR(x) #define LEAVE_INTR(x) #define DEBUG_INTR(x) #endif /* DEBUG ISP1020_INTR */ #define ISP1020_REV_ID 1 #define MAX_TARGETS 16 #define MAX_LUNS 8 /* host configuration and control registers */ #define HOST_HCCR 0xc0 /* host command and control */ /* pci bus interface registers */ #define PCI_ID_LOW 0x00 /* vendor id */ #define PCI_ID_HIGH 0x02 /* device id */ #define ISP_CFG0 0x04 /* configuration register #0 */ #define ISP_CFG1 0x06 /* configuration register #1 */ #define PCI_INTF_CTL 0x08 /* pci interface control */ #define PCI_INTF_STS 0x0a /* pci interface status */ #define PCI_SEMAPHORE 0x0c /* pci semaphore */ #define PCI_NVRAM 0x0e /* pci nvram interface */ /* mailbox registers */ #define MBOX0 0x70 /* mailbox 0 */ #define MBOX1 0x72 /* mailbox 1 */ #define MBOX2 0x74 /* mailbox 2 */ #define MBOX3 0x76 /* mailbox 3 */ #define MBOX4 0x78 /* mailbox 4 */ #define MBOX5 0x7a /* mailbox 5 */ /* mailbox command complete status codes */ #define MBOX_COMMAND_COMPLETE 0x4000 #define INVALID_COMMAND 0x4001 #define HOST_INTERFACE_ERROR 0x4002 #define TEST_FAILED 0x4003 #define COMMAND_ERROR 0x4005 #define COMMAND_PARAM_ERROR 0x4006 /* async event status codes */ #define ASYNC_SCSI_BUS_RESET 0x8001 #define SYSTEM_ERROR 0x8002 #define REQUEST_TRANSFER_ERROR 0x8003 #define RESPONSE_TRANSFER_ERROR 0x8004 #define REQUEST_QUEUE_WAKEUP 0x8005 #define EXECUTION_TIMEOUT_RESET 0x8006 struct Entry_header { u_char entry_type; u_char entry_cnt; u_char sys_def_1; u_char flags; }; /* entry header type commands */ #define ENTRY_COMMAND 1 #define ENTRY_CONTINUATION 2 #define ENTRY_STATUS 3 #define ENTRY_MARKER 4 #define ENTRY_EXTENDED_COMMAND 5 /* entry header flag definitions */ #define EFLAG_CONTINUATION 1 #define EFLAG_BUSY 2 #define EFLAG_BAD_HEADER 4 #define EFLAG_BAD_PAYLOAD 8 struct dataseg { u_int d_base; u_int d_count; }; struct Command_Entry { struct Entry_header hdr; u_int handle; u_char target_lun; u_char target_id; u_short cdb_length; u_short control_flags; u_short rsvd; u_short time_out; u_short segment_cnt; u_char cdb[12]; struct dataseg dataseg[4]; }; /* command entry control flag definitions */ #define CFLAG_NODISC 0x01 #define CFLAG_HEAD_TAG 0x02 #define CFLAG_ORDERED_TAG 0x04 #define CFLAG_SIMPLE_TAG 0x08 #define CFLAG_TAR_RTN 0x10 #define CFLAG_READ 0x20 #define CFLAG_WRITE 0x40 struct Ext_Command_Entry { struct Entry_header hdr; u_int handle; u_char target_lun; u_char target_id; u_short cdb_length; u_short control_flags; u_short rsvd; u_short time_out; u_short segment_cnt; u_char cdb[44]; }; struct Continuation_Entry { struct Entry_header hdr; u_int reserved; struct dataseg dataseg[7]; }; struct Marker_Entry { struct Entry_header hdr; u_int reserved; u_char target_lun; u_char target_id; u_char modifier; u_char rsvd; u_char rsvds[52]; }; /* marker entry modifier definitions */ #define SYNC_DEVICE 0 #define SYNC_TARGET 1 #define SYNC_ALL 2 struct Status_Entry { struct Entry_header hdr; u_int handle; u_short scsi_status; u_short completion_status; u_short state_flags; u_short status_flags; u_short time; u_short req_sense_len; u_int residual; u_char rsvd[8]; u_char req_sense_data[32]; }; /* status entry completion status definitions */ #define CS_COMPLETE 0x0000 #define CS_INCOMPLETE 0x0001 #define CS_DMA_ERROR 0x0002 #define CS_TRANSPORT_ERROR 0x0003 #define CS_RESET_OCCURRED 0x0004 #define CS_ABORTED 0x0005 #define CS_TIMEOUT 0x0006 #define CS_DATA_OVERRUN 0x0007 #define CS_COMMAND_OVERRUN 0x0008 #define CS_STATUS_OVERRUN 0x0009 #define CS_BAD_MESSAGE 0x000a #define CS_NO_MESSAGE_OUT 0x000b #define CS_EXT_ID_FAILED 0x000c #define CS_IDE_MSG_FAILED 0x000d #define CS_ABORT_MSG_FAILED 0x000e #define CS_REJECT_MSG_FAILED 0x000f #define CS_NOP_MSG_FAILED 0x0010 #define CS_PARITY_ERROR_MSG_FAILED 0x0011 #define CS_DEVICE_RESET_MSG_FAILED 0x0012 #define CS_ID_MSG_FAILED 0x0013 #define CS_UNEXP_BUS_FREE 0x0014 /* as per app note #83120-514-06a: */ #define CS_DATA_UNDERRUN 0x0015 #define CS_INVALID_ENTRY_TYPE 0x001b #define CS_DEVICE_QUEUE_FULL 0x001c #define CS_SCSI_PHASE_SKIPPED 0x001d #define CS_ARS_FAILED 0x001e /* auto Req. Sense failed */ /* status entry state flag definitions */ #define SF_GOT_BUS 0x0100 #define SF_GOT_TARGET 0x0200 #define SF_SENT_CDB 0x0400 #define SF_TRANSFERRED_DATA 0x0800 #define SF_GOT_STATUS 0x1000 #define SF_GOT_SENSE 0x2000 /* status entry status flag definitions */ #define STF_DISCONNECT 0x0001 #define STF_SYNCHRONOUS 0x0002 #define STF_PARITY_ERROR 0x0004 #define STF_BUS_RESET 0x0008 #define STF_DEVICE_RESET 0x0010 #define STF_ABORTED 0x0020 #define STF_TIMEOUT 0x0040 #define STF_NEGOTIATION 0x0080 /* interface control commands */ #define ISP_RESET 0x0001 #define ISP_EN_INT 0x0002 #define ISP_EN_RISC 0x0004 /* host control commands */ #define HCCR_NOP 0x0000 #define HCCR_RESET 0x1000 #define HCCR_PAUSE 0x2000 #define HCCR_RELEASE 0x3000 #define HCCR_SINGLE_STEP 0x4000 #define HCCR_SET_HOST_INTR 0x5000 #define HCCR_CLEAR_HOST_INTR 0x6000 #define HCCR_CLEAR_RISC_INTR 0x7000 #define HCCR_BP_ENABLE 0x8000 #define HCCR_BIOS_DISABLE 0x9000 #define HCCR_TEST_MODE 0xf000 #define RISC_BUSY 0x0004 /* mailbox commands */ #define MBOX_NO_OP 0x0000 #define MBOX_LOAD_RAM 0x0001 #define MBOX_EXEC_FIRMWARE 0x0002 #define MBOX_DUMP_RAM 0x0003 #define MBOX_WRITE_RAM_WORD 0x0004 #define MBOX_READ_RAM_WORD 0x0005 #define MBOX_MAILBOX_REG_TEST 0x0006 #define MBOX_VERIFY_CHECKSUM 0x0007 #define MBOX_ABOUT_FIRMWARE 0x0008 #define MBOX_CHECK_FIRMWARE 0x000e #define MBOX_INIT_REQ_QUEUE 0x0010 #define MBOX_INIT_RES_QUEUE 0x0011 #define MBOX_EXECUTE_IOCB 0x0012 #define MBOX_WAKE_UP 0x0013 #define MBOX_STOP_FIRMWARE 0x0014 #define MBOX_ABORT 0x0015 #define MBOX_ABORT_DEVICE 0x0016 #define MBOX_ABORT_TARGET 0x0017 #define MBOX_BUS_RESET 0x0018 #define MBOX_STOP_QUEUE 0x0019 #define MBOX_START_QUEUE 0x001a #define MBOX_SINGLE_STEP_QUEUE 0x001b #define MBOX_ABORT_QUEUE 0x001c #define MBOX_GET_DEV_QUEUE_STATUS 0x001d #define MBOX_GET_FIRMWARE_STATUS 0x001f #define MBOX_GET_INIT_SCSI_ID 0x0020 #define MBOX_GET_SELECT_TIMEOUT 0x0021 #define MBOX_GET_RETRY_COUNT 0x0022 #define MBOX_GET_TAG_AGE_LIMIT 0x0023 #define MBOX_GET_CLOCK_RATE 0x0024 #define MBOX_GET_ACT_NEG_STATE 0x0025 #define MBOX_GET_ASYNC_DATA_SETUP_TIME 0x0026 #define MBOX_GET_PCI_PARAMS 0x0027 #define MBOX_GET_TARGET_PARAMS 0x0028 #define MBOX_GET_DEV_QUEUE_PARAMS 0x0029 #define MBOX_SET_INIT_SCSI_ID 0x0030 #define MBOX_SET_SELECT_TIMEOUT 0x0031 #define MBOX_SET_RETRY_COUNT 0x0032 #define MBOX_SET_TAG_AGE_LIMIT 0x0033 #define MBOX_SET_CLOCK_RATE 0x0034 #define MBOX_SET_ACTIVE_NEG_STATE 0x0035 #define MBOX_SET_ASYNC_DATA_SETUP_TIME 0x0036 #define MBOX_SET_PCI_CONTROL_PARAMS 0x0037 #define MBOX_SET_TARGET_PARAMS 0x0038 #define MBOX_SET_DEV_QUEUE_PARAMS 0x0039 #define MBOX_RETURN_BIOS_BLOCK_ADDR 0x0040 #define MBOX_WRITE_FOUR_RAM_WORDS 0x0041 #define MBOX_EXEC_BIOS_IOCB 0x0042 #include "qlogicisp_asm.c" #define PACKB(a, b) (((a)<<4)|(b)) const u_char mbox_param[] = { PACKB(1, 1), /* MBOX_NO_OP */ PACKB(5, 5), /* MBOX_LOAD_RAM */ PACKB(2, 0), /* MBOX_EXEC_FIRMWARE */ PACKB(5, 5), /* MBOX_DUMP_RAM */ PACKB(3, 3), /* MBOX_WRITE_RAM_WORD */ PACKB(2, 3), /* MBOX_READ_RAM_WORD */ PACKB(6, 6), /* MBOX_MAILBOX_REG_TEST */ PACKB(2, 3), /* MBOX_VERIFY_CHECKSUM */ PACKB(1, 3), /* MBOX_ABOUT_FIRMWARE */ PACKB(0, 0), /* 0x0009 */ PACKB(0, 0), /* 0x000a */ PACKB(0, 0), /* 0x000b */ PACKB(0, 0), /* 0x000c */ PACKB(0, 0), /* 0x000d */ PACKB(1, 2), /* MBOX_CHECK_FIRMWARE */ PACKB(0, 0), /* 0x000f */ PACKB(5, 5), /* MBOX_INIT_REQ_QUEUE */ PACKB(6, 6), /* MBOX_INIT_RES_QUEUE */ PACKB(4, 4), /* MBOX_EXECUTE_IOCB */ PACKB(2, 2), /* MBOX_WAKE_UP */ PACKB(1, 6), /* MBOX_STOP_FIRMWARE */ PACKB(4, 4), /* MBOX_ABORT */ PACKB(2, 2), /* MBOX_ABORT_DEVICE */ PACKB(3, 3), /* MBOX_ABORT_TARGET */ PACKB(2, 2), /* MBOX_BUS_RESET */ PACKB(2, 3), /* MBOX_STOP_QUEUE */ PACKB(2, 3), /* MBOX_START_QUEUE */ PACKB(2, 3), /* MBOX_SINGLE_STEP_QUEUE */ PACKB(2, 3), /* MBOX_ABORT_QUEUE */ PACKB(2, 4), /* MBOX_GET_DEV_QUEUE_STATUS */ PACKB(0, 0), /* 0x001e */ PACKB(1, 3), /* MBOX_GET_FIRMWARE_STATUS */ PACKB(1, 2), /* MBOX_GET_INIT_SCSI_ID */ PACKB(1, 2), /* MBOX_GET_SELECT_TIMEOUT */ PACKB(1, 3), /* MBOX_GET_RETRY_COUNT */ PACKB(1, 2), /* MBOX_GET_TAG_AGE_LIMIT */ PACKB(1, 2), /* MBOX_GET_CLOCK_RATE */ PACKB(1, 2), /* MBOX_GET_ACT_NEG_STATE */ PACKB(1, 2), /* MBOX_GET_ASYNC_DATA_SETUP_TIME */ PACKB(1, 3), /* MBOX_GET_PCI_PARAMS */ PACKB(2, 4), /* MBOX_GET_TARGET_PARAMS */ PACKB(2, 4), /* MBOX_GET_DEV_QUEUE_PARAMS */ PACKB(0, 0), /* 0x002a */ PACKB(0, 0), /* 0x002b */ PACKB(0, 0), /* 0x002c */ PACKB(0, 0), /* 0x002d */ PACKB(0, 0), /* 0x002e */ PACKB(0, 0), /* 0x002f */ PACKB(2, 2), /* MBOX_SET_INIT_SCSI_ID */ PACKB(2, 2), /* MBOX_SET_SELECT_TIMEOUT */ PACKB(3, 3), /* MBOX_SET_RETRY_COUNT */ PACKB(2, 2), /* MBOX_SET_TAG_AGE_LIMIT */ PACKB(2, 2), /* MBOX_SET_CLOCK_RATE */ PACKB(2, 2), /* MBOX_SET_ACTIVE_NEG_STATE */ PACKB(2, 2), /* MBOX_SET_ASYNC_DATA_SETUP_TIME */ PACKB(3, 3), /* MBOX_SET_PCI_CONTROL_PARAMS */ PACKB(4, 4), /* MBOX_SET_TARGET_PARAMS */ PACKB(4, 4), /* MBOX_SET_DEV_QUEUE_PARAMS */ PACKB(0, 0), /* 0x003a */ PACKB(0, 0), /* 0x003b */ PACKB(0, 0), /* 0x003c */ PACKB(0, 0), /* 0x003d */ PACKB(0, 0), /* 0x003e */ PACKB(0, 0), /* 0x003f */ PACKB(1, 2), /* MBOX_RETURN_BIOS_BLOCK_ADDR */ PACKB(6, 1), /* MBOX_WRITE_FOUR_RAM_WORDS */ PACKB(2, 3) /* MBOX_EXEC_BIOS_IOCB */ }; #define MAX_MBOX_COMMAND (sizeof(mbox_param)/sizeof(u_short)) struct host_param { u_short fifo_threshold; u_short host_adapter_enable; u_short initiator_scsi_id; u_short bus_reset_delay; u_short retry_count; u_short retry_delay; u_short async_data_setup_time; u_short req_ack_active_negation; u_short data_line_active_negation; u_short data_dma_burst_enable; u_short command_dma_burst_enable; u_short tag_aging; u_short selection_timeout; u_short max_queue_depth; }; /* * Device Flags: * * Bit Name * --------- * 7 Disconnect Privilege * 6 Parity Checking * 5 Wide Data Transfers * 4 Synchronous Data Transfers * 3 Tagged Queuing * 2 Automatic Request Sense * 1 Stop Queue on Check Condition * 0 Renegotiate on Error */ struct dev_param { u_short device_flags; u_short execution_throttle; u_short synchronous_period; u_short synchronous_offset; u_short device_enable; u_short reserved; /* pad */ }; /* * The result queue can be quite a bit smaller since continuation entries * do not show up there: */ #define RES_QUEUE_LEN ((QLOGICISP_REQ_QUEUE_LEN + 1) / 8 - 1) #define QUEUE_ENTRY_LEN 64 struct isp1020_hostdata { u_char bus; u_char revision; u_char device_fn; struct host_param host_param; struct dev_param dev_param[MAX_TARGETS]; /* result and request queues (shared with isp1020): */ u_int req_in_ptr; /* index of next request slot */ u_int res_out_ptr; /* index of next result slot */ /* this is here so the queues are nicely aligned */ long send_marker; /* do we need to send a marker? */ char res[RES_QUEUE_LEN+1][QUEUE_ENTRY_LEN]; char req[QLOGICISP_REQ_QUEUE_LEN+1][QUEUE_ENTRY_LEN]; }; /* queue length's _must_ be power of two: */ #define QUEUE_DEPTH(in, out, ql) ((in - out) & (ql)) #define REQ_QUEUE_DEPTH(in, out) QUEUE_DEPTH(in, out, \ QLOGICISP_REQ_QUEUE_LEN) #define RES_QUEUE_DEPTH(in, out) QUEUE_DEPTH(in, out, RES_QUEUE_LEN) struct Scsi_Host *irq2host[NR_IRQS]; static void isp1020_enable_irqs(struct Scsi_Host *); static void isp1020_disable_irqs(struct Scsi_Host *); static int isp1020_init(struct Scsi_Host *); static int isp1020_reset_hardware(struct Scsi_Host *); static int isp1020_set_defaults(struct Scsi_Host *); static int isp1020_load_parameters(struct Scsi_Host *); static int isp1020_mbox_command(struct Scsi_Host *, u_short []); static int isp1020_return_status(struct Status_Entry *); static void isp1020_intr_handler(int, void *, struct pt_regs *); #if USE_NVRAM_DEFAULTS static int isp1020_get_defaults(struct Scsi_Host *); static int isp1020_verify_nvram(struct Scsi_Host *); static u_short isp1020_read_nvram_word(struct Scsi_Host *, u_short); #endif #if DEBUG_ISP1020 static void isp1020_print_scsi_cmd(Scsi_Cmnd *); #endif #if DEBUG_ISP1020_INTR static void isp1020_print_status_entry(struct Status_Entry *); #endif static struct proc_dir_entry proc_scsi_isp1020 = { PROC_SCSI_QLOGICISP, 7, "isp1020", S_IFDIR | S_IRUGO | S_IXUGO, 2 }; static inline void isp1020_enable_irqs(struct Scsi_Host *host) { outw(ISP_EN_INT|ISP_EN_RISC, host->io_port + PCI_INTF_CTL); } static inline void isp1020_disable_irqs(struct Scsi_Host *host) { outw(0x0, host->io_port + PCI_INTF_CTL); } int isp1020_detect(Scsi_Host_Template *tmpt) { int hosts = 0; u_short index; u_char bus, device_fn; struct Scsi_Host *host; struct isp1020_hostdata *hostdata; ENTER("isp1020_detect"); tmpt->proc_dir = &proc_scsi_isp1020; if (pcibios_present() == 0) { printk("qlogicisp : PCI bios not present\n"); return 0; } memset(irq2host, 0, sizeof(irq2host)); for (index = 0; pcibios_find_device(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP1020, index, &bus, &device_fn) == 0; index++) { host = scsi_register(tmpt, sizeof(struct isp1020_hostdata)); hostdata = (struct isp1020_hostdata *) host->hostdata; memset(hostdata, 0, sizeof(struct isp1020_hostdata)); hostdata->bus = bus; hostdata->device_fn = device_fn; if (isp1020_init(host) || isp1020_reset_hardware(host) #if USE_NVRAM_DEFAULTS || isp1020_get_defaults(host) #else || isp1020_set_defaults(host) #endif /* USE_NVRAM_DEFAULTS */ || isp1020_load_parameters(host)) { scsi_unregister(host); continue; } host->this_id = hostdata->host_param.initiator_scsi_id; if (request_irq(host->irq, isp1020_intr_handler, SA_INTERRUPT, "qlogicisp", NULL)) { printk("qlogicisp : interrupt %d already in use\n", host->irq); scsi_unregister(host); continue; } if (check_region(host->io_port, 0xff)) { printk("qlogicisp : i/o region 0x%04x-0x%04x already " "in use\n", host->io_port, host->io_port + 0xff); free_irq(host->irq, NULL); scsi_unregister(host); continue; } request_region(host->io_port, 0xff, "qlogicisp"); irq2host[host->irq] = host; outw(0x0, host->io_port + PCI_SEMAPHORE); outw(HCCR_CLEAR_RISC_INTR, host->io_port + HOST_HCCR); isp1020_enable_irqs(host); hosts++; } LEAVE("isp1020_detect"); return hosts; } int isp1020_release(struct Scsi_Host *host) { struct isp1020_hostdata *hostdata; ENTER("isp1020_release"); hostdata = (struct isp1020_hostdata *) host->hostdata; outw(0x0, host->io_port + PCI_INTF_CTL); free_irq(host->irq, NULL); release_region(host->io_port, 0xff); LEAVE("isp1020_release"); return 0; } const char *isp1020_info(struct Scsi_Host *host) { static char buf[80]; struct isp1020_hostdata *hostdata; ENTER("isp1020_info"); hostdata = (struct isp1020_hostdata *) host->hostdata; sprintf(buf, "QLogic ISP1020 SCSI on PCI bus %d device %d irq %d base 0x%x", hostdata->bus, (hostdata->device_fn & 0xf8) >> 3, host->irq, host->io_port); LEAVE("isp1020_info"); return buf; } /* * The middle SCSI layer ensures that queuecommand never gets invoked * concurrently with itself or the interrupt handler (though the * interrupt handler may call this routine as part of * request-completion handling). */ int isp1020_queuecommand(Scsi_Cmnd *Cmnd, void (*done)(Scsi_Cmnd *)) { int i, sg_count, n, num_free; u_int in_ptr, out_ptr; struct dataseg * ds; struct scatterlist *sg; struct Command_Entry *cmd; struct Continuation_Entry *cont; struct Scsi_Host *host; struct isp1020_hostdata *hostdata; ENTER("isp1020_queuecommand"); host = Cmnd->host; hostdata = (struct isp1020_hostdata *) host->hostdata; Cmnd->scsi_done = done; DEBUG(isp1020_print_scsi_cmd(Cmnd)); out_ptr = inw(host->io_port + MBOX4); in_ptr = hostdata->req_in_ptr; DEBUG(printk("qlogicisp : request queue depth %d\n", REQ_QUEUE_DEPTH(in_ptr, out_ptr))); cmd = (struct Command_Entry *) &hostdata->req[in_ptr][0]; in_ptr = (in_ptr + 1) & QLOGICISP_REQ_QUEUE_LEN; if (in_ptr == out_ptr) { printk("qlogicisp : request queue overflow\n"); return 1; } if (hostdata->send_marker) { struct Marker_Entry *marker; TRACE("queue marker", in_ptr, 0); DEBUG(printk("qlogicisp : adding marker entry\n")); marker = (struct Marker_Entry *) cmd; memset(marker, 0, sizeof(struct Marker_Entry)); marker->hdr.entry_type = ENTRY_MARKER; marker->hdr.entry_cnt = 1; marker->modifier = SYNC_ALL; hostdata->send_marker = 0; if (((in_ptr + 1) & QLOGICISP_REQ_QUEUE_LEN) == out_ptr) { outw(in_ptr, host->io_port + MBOX4); hostdata->req_in_ptr = in_ptr; printk("qlogicisp : request queue overflow\n"); return 1; } cmd = (struct Command_Entry *) &hostdata->req[in_ptr][0]; in_ptr = (in_ptr + 1) & QLOGICISP_REQ_QUEUE_LEN; } TRACE("queue command", in_ptr, Cmnd); memset(cmd, 0, sizeof(struct Command_Entry)); cmd->hdr.entry_type = ENTRY_COMMAND; cmd->hdr.entry_cnt = 1; cmd->handle = (u_int) virt_to_bus(Cmnd); cmd->target_lun = Cmnd->lun; cmd->target_id = Cmnd->target; cmd->cdb_length = Cmnd->cmd_len; cmd->control_flags = CFLAG_READ | CFLAG_WRITE; cmd->time_out = 30; memcpy(cmd->cdb, Cmnd->cmnd, Cmnd->cmd_len); if (Cmnd->use_sg) { cmd->segment_cnt = sg_count = Cmnd->use_sg; sg = (struct scatterlist *) Cmnd->request_buffer; ds = cmd->dataseg; /* fill in first four sg entries: */ n = sg_count; if (n > 4) n = 4; for (i = 0; i < n; i++) { ds[i].d_base = (u_int) virt_to_bus(sg->address); ds[i].d_count = sg->length; ++sg; } sg_count -= 4; while (sg_count > 0) { ++cmd->hdr.entry_cnt; cont = (struct Continuation_Entry *) &hostdata->req[in_ptr][0]; in_ptr = (in_ptr + 1) & QLOGICISP_REQ_QUEUE_LEN; if (in_ptr == out_ptr) { printk("isp1020: unexpected request queue " "overflow\n"); return 1; } TRACE("queue continuation", in_ptr, 0); cont->hdr.entry_type = ENTRY_CONTINUATION; cont->hdr.entry_cnt = 0; cont->hdr.sys_def_1 = 0; cont->hdr.flags = 0; cont->reserved = 0; ds = cont->dataseg; n = sg_count; if (n > 7) n = 7; for (i = 0; i < n; ++i) { ds[i].d_base = (u_int)virt_to_bus(sg->address); ds[i].d_count = sg->length; ++sg; } sg_count -= n; } } else { cmd->dataseg[0].d_base = (u_int) virt_to_bus(Cmnd->request_buffer); cmd->dataseg[0].d_count = (u_int) Cmnd->request_bufflen; cmd->segment_cnt = 1; } outw(in_ptr, host->io_port + MBOX4); hostdata->req_in_ptr = in_ptr; num_free = QLOGICISP_REQ_QUEUE_LEN - REQ_QUEUE_DEPTH(in_ptr, out_ptr); host->can_queue = host->host_busy + num_free; host->sg_tablesize = QLOGICISP_MAX_SG(num_free); LEAVE("isp1020_queuecommand"); return 0; } #define ASYNC_EVENT_INTERRUPT 0x01 void isp1020_intr_handler(int irq, void *dev_id, struct pt_regs *regs) { Scsi_Cmnd *Cmnd; struct Status_Entry *sts; struct Scsi_Host *host; struct isp1020_hostdata *hostdata; u_int in_ptr, out_ptr; u_short status; ENTER_INTR("isp1020_intr_handler"); host = irq2host[irq]; if (!host) { printk("qlogicisp : unexpected interrupt on line %d\n", irq); return; } hostdata = (struct isp1020_hostdata *) host->hostdata; DEBUG_INTR(printk("qlogicisp : interrupt on line %d\n", irq)); if (!(inw(host->io_port + PCI_INTF_STS) & 0x04)) { /* spurious interrupts can happen legally */ DEBUG_INTR(printk("qlogicisp: got spurious interrupt\n")); return; } in_ptr = inw(host->io_port + MBOX5); outw(HCCR_CLEAR_RISC_INTR, host->io_port + HOST_HCCR); if ((inw(host->io_port + PCI_SEMAPHORE) & ASYNC_EVENT_INTERRUPT)) { status = inw(host->io_port + MBOX0); DEBUG_INTR(printk("qlogicisp : mbox completion status: %x\n", status)); switch (status) { case ASYNC_SCSI_BUS_RESET: case EXECUTION_TIMEOUT_RESET: hostdata->send_marker = 1; break; case INVALID_COMMAND: case HOST_INTERFACE_ERROR: case COMMAND_ERROR: case COMMAND_PARAM_ERROR: printk("qlogicisp : bad mailbox return status\n"); break; } outw(0x0, host->io_port + PCI_SEMAPHORE); } out_ptr = hostdata->res_out_ptr; DEBUG_INTR(printk("qlogicisp : response queue update\n")); DEBUG_INTR(printk("qlogicisp : response queue depth %d\n", QUEUE_DEPTH(in_ptr, out_ptr))); while (out_ptr != in_ptr) { sts = (struct Status_Entry *) &hostdata->res[out_ptr][0]; out_ptr = (out_ptr + 1) & RES_QUEUE_LEN; Cmnd = (Scsi_Cmnd *) bus_to_virt(sts->handle); TRACE("done", out_ptr, Cmnd); if (sts->completion_status == CS_RESET_OCCURRED || sts->completion_status == CS_ABORTED || (sts->status_flags & STF_BUS_RESET)) hostdata->send_marker = 1; if (sts->state_flags & SF_GOT_SENSE) memcpy(Cmnd->sense_buffer, sts->req_sense_data, sizeof(Cmnd->sense_buffer)); DEBUG_INTR(isp1020_print_status_entry(sts)); if (sts->hdr.entry_type == ENTRY_STATUS) Cmnd->result = isp1020_return_status(sts); else Cmnd->result = DID_ERROR << 16; outw(out_ptr, host->io_port + MBOX5); (*Cmnd->scsi_done)(Cmnd); } hostdata->res_out_ptr = out_ptr; LEAVE_INTR("isp1020_intr_handler"); } static int isp1020_return_status(struct Status_Entry *sts) { int host_status = DID_ERROR; #if DEBUG_ISP1020_INTR static char *reason[] = { "DID_OK", "DID_NO_CONNECT", "DID_BUS_BUSY", "DID_TIME_OUT", "DID_BAD_TARGET", "DID_ABORT", "DID_PARITY", "DID_ERROR", "DID_RESET", "DID_BAD_INTR" }; #endif /* DEBUG_ISP1020_INTR */ ENTER("isp1020_return_status"); DEBUG(printk("qlogicisp : completion status = 0x%04x\n", sts->completion_status)); switch(sts->completion_status) { case CS_COMPLETE: host_status = DID_OK; break; case CS_INCOMPLETE: if (!(sts->state_flags & SF_GOT_BUS)) host_status = DID_NO_CONNECT; else if (!(sts->state_flags & SF_GOT_TARGET)) host_status = DID_BAD_TARGET; else if (!(sts->state_flags & SF_SENT_CDB)) host_status = DID_ERROR; else if (!(sts->state_flags & SF_TRANSFERRED_DATA)) host_status = DID_ERROR; else if (!(sts->state_flags & SF_GOT_STATUS)) host_status = DID_ERROR; else if (!(sts->state_flags & SF_GOT_SENSE)) host_status = DID_ERROR; break; case CS_DMA_ERROR: case CS_TRANSPORT_ERROR: host_status = DID_ERROR; break; case CS_RESET_OCCURRED: host_status = DID_RESET; break; case CS_ABORTED: host_status = DID_ABORT; break; case CS_TIMEOUT: host_status = DID_TIME_OUT; break; case CS_DATA_OVERRUN: case CS_COMMAND_OVERRUN: case CS_STATUS_OVERRUN: case CS_BAD_MESSAGE: case CS_NO_MESSAGE_OUT: case CS_EXT_ID_FAILED: case CS_IDE_MSG_FAILED: case CS_ABORT_MSG_FAILED: case CS_NOP_MSG_FAILED: case CS_PARITY_ERROR_MSG_FAILED: case CS_DEVICE_RESET_MSG_FAILED: case CS_ID_MSG_FAILED: case CS_UNEXP_BUS_FREE: case CS_INVALID_ENTRY_TYPE: case CS_DEVICE_QUEUE_FULL: case CS_SCSI_PHASE_SKIPPED: case CS_ARS_FAILED: host_status = DID_ERROR; break; case CS_DATA_UNDERRUN: host_status = DID_OK; break; default: printk("qlogicisp : unknown completion status 0x%04x\n", sts->completion_status); host_status = DID_ERROR; break; } DEBUG_INTR(printk("qlogicisp : host status (%s) scsi status %x\n", reason[host_status], sts->scsi_status)); LEAVE("isp1020_return_status"); return (sts->scsi_status & STATUS_MASK) | (host_status << 16); } int isp1020_abort(Scsi_Cmnd *Cmnd) { u_short param[6]; struct Scsi_Host *host; struct isp1020_hostdata *hostdata; int return_status = SCSI_ABORT_SUCCESS; u_int cmdaddr = virt_to_bus(Cmnd); ENTER("isp1020_abort"); host = Cmnd->host; hostdata = (struct isp1020_hostdata *) host->hostdata; isp1020_disable_irqs(host); param[0] = MBOX_ABORT; param[1] = (((u_short) Cmnd->target) << 8) | Cmnd->lun; param[2] = cmdaddr >> 16; param[3] = cmdaddr & 0xffff; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { printk("qlogicisp : scsi abort failure: %x\n", param[0]); return_status = SCSI_ABORT_ERROR; } isp1020_enable_irqs(host); LEAVE("isp1020_abort"); return return_status; } int isp1020_reset(Scsi_Cmnd *Cmnd, unsigned int reset_flags) { u_short param[6]; struct Scsi_Host *host; struct isp1020_hostdata *hostdata; int return_status = SCSI_RESET_SUCCESS; ENTER("isp1020_reset"); host = Cmnd->host; hostdata = (struct isp1020_hostdata *) host->hostdata; param[0] = MBOX_BUS_RESET; param[1] = hostdata->host_param.bus_reset_delay; isp1020_disable_irqs(host); isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { printk("qlogicisp : scsi bus reset failure: %x\n", param[0]); return_status = SCSI_RESET_ERROR; } isp1020_enable_irqs(host); LEAVE("isp1020_reset"); return return_status;; } int isp1020_biosparam(Disk *disk, kdev_t n, int ip[]) { int size = disk->capacity; ENTER("isp1020_biosparam"); ip[0] = 64; ip[1] = 32; ip[2] = size >> 11; if (ip[2] > 1024) { ip[0] = 255; ip[1] = 63; ip[2] = size / (ip[0] * ip[1]); if (ip[2] > 1023) ip[2] = 1023; } LEAVE("isp1020_biosparam"); return 0; } static int isp1020_reset_hardware(struct Scsi_Host *host) { u_short param[6]; int loop_count; ENTER("isp1020_reset_hardware"); outw(ISP_RESET, host->io_port + PCI_INTF_CTL); outw(HCCR_RESET, host->io_port + HOST_HCCR); outw(HCCR_RELEASE, host->io_port + HOST_HCCR); outw(HCCR_BIOS_DISABLE, host->io_port + HOST_HCCR); loop_count = DEFAULT_LOOP_COUNT; while (--loop_count && inw(host->io_port + HOST_HCCR) == RISC_BUSY) barrier(); if (!loop_count) printk("qlogicisp: reset_hardware loop timeout\n"); outw(0, host->io_port + ISP_CFG1); #if DEBUG_ISP1020 printk("qlogicisp : mbox 0 0x%04x \n", inw(host->io_port + MBOX0)); printk("qlogicisp : mbox 1 0x%04x \n", inw(host->io_port + MBOX1)); printk("qlogicisp : mbox 2 0x%04x \n", inw(host->io_port + MBOX2)); printk("qlogicisp : mbox 3 0x%04x \n", inw(host->io_port + MBOX3)); printk("qlogicisp : mbox 4 0x%04x \n", inw(host->io_port + MBOX4)); printk("qlogicisp : mbox 5 0x%04x \n", inw(host->io_port + MBOX5)); #endif /* DEBUG_ISP1020 */ DEBUG(printk("qlogicisp : loading risc ram\n")); #if RELOAD_FIRMWARE { int i; for (i = 0; i < risc_code_length01; i++) { param[0] = MBOX_WRITE_RAM_WORD; param[1] = risc_code_addr01 + i; param[2] = risc_code01[i]; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { printk("qlogicisp : firmware load failure\n"); return 1; } } } #endif /* RELOAD_FIRMWARE */ DEBUG(printk("qlogicisp : verifying checksum\n")); param[0] = MBOX_VERIFY_CHECKSUM; param[1] = risc_code_addr01; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { printk("qlogicisp : ram checksum failure\n"); return 1; } DEBUG(printk("qlogicisp : executing firmware\n")); param[0] = MBOX_EXEC_FIRMWARE; param[1] = risc_code_addr01; isp1020_mbox_command(host, param); param[0] = MBOX_ABOUT_FIRMWARE; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { printk("qlogicisp : about firmware failure\n"); return 1; } DEBUG(printk("qlogicisp : firmware major revision %d\n", param[1])); DEBUG(printk("qlogicisp : firmware minor revision %d\n", param[2])); LEAVE("isp1020_reset_hardware"); return 0; } static int isp1020_init(struct Scsi_Host *sh) { u_int io_base; struct isp1020_hostdata *hostdata; u_char bus, device_fn, revision, irq; u_short vendor_id, device_id, command; ENTER("isp1020_init"); hostdata = (struct isp1020_hostdata *) sh->hostdata; bus = hostdata->bus; device_fn = hostdata->device_fn; if (pcibios_read_config_word(bus, device_fn, PCI_VENDOR_ID, &vendor_id) || pcibios_read_config_word(bus, device_fn, PCI_DEVICE_ID, &device_id) || pcibios_read_config_word(bus, device_fn, PCI_COMMAND, &command) || pcibios_read_config_dword(bus, device_fn, PCI_BASE_ADDRESS_0, &io_base) || pcibios_read_config_byte(bus, device_fn, PCI_CLASS_REVISION, &revision) || pcibios_read_config_byte(bus, device_fn, PCI_INTERRUPT_LINE, &irq)) { printk("qlogicisp : error reading PCI configuration\n"); return 1; } if (vendor_id != PCI_VENDOR_ID_QLOGIC) { printk("qlogicisp : 0x%04x is not QLogic vendor ID\n", vendor_id); return 1; } if (device_id != PCI_DEVICE_ID_QLOGIC_ISP1020) { printk("qlogicisp : 0x%04x does not match ISP1020 device id\n", device_id); return 1; } if (command & PCI_COMMAND_IO && (io_base & 3) == 1) io_base &= PCI_BASE_ADDRESS_IO_MASK; else { printk("qlogicisp : i/o mapping is disabled\n"); return 1; } if (!(command & PCI_COMMAND_MASTER)) { printk("qlogicisp : bus mastering is disabled\n"); return 1; } if (revision != ISP1020_REV_ID) printk("qlogicisp : new isp1020 revision ID (%d)\n", revision); if (inw(io_base + PCI_ID_LOW) != PCI_VENDOR_ID_QLOGIC || inw(io_base + PCI_ID_HIGH) != PCI_DEVICE_ID_QLOGIC_ISP1020) { printk("qlogicisp : can't decode i/o address space at 0x%x\n", io_base); return 1; } hostdata->revision = revision; sh->irq = irq; sh->io_port = io_base; LEAVE("isp1020_init"); return 0; } #if USE_NVRAM_DEFAULTS static int isp1020_get_defaults(struct Scsi_Host *host) { int i; u_short value; struct isp1020_hostdata *hostdata = (struct isp1020_hostdata *) host->hostdata; ENTER("isp1020_get_defaults"); if (!isp1020_verify_nvram(host)) { printk("qlogicisp : nvram checksum failure\n"); printk("qlogicisp : attempting to use default parameters\n"); return isp1020_set_defaults(host); } value = isp1020_read_nvram_word(host, 2); hostdata->host_param.fifo_threshold = (value >> 8) & 0x03; hostdata->host_param.host_adapter_enable = (value >> 11) & 0x01; hostdata->host_param.initiator_scsi_id = (value >> 12) & 0x0f; value = isp1020_read_nvram_word(host, 3); hostdata->host_param.bus_reset_delay = value & 0xff; hostdata->host_param.retry_count = value >> 8; value = isp1020_read_nvram_word(host, 4); hostdata->host_param.retry_delay = value & 0xff; hostdata->host_param.async_data_setup_time = (value >> 8) & 0x0f; hostdata->host_param.req_ack_active_negation = (value >> 12) & 0x01; hostdata->host_param.data_line_active_negation = (value >> 13) & 0x01; hostdata->host_param.data_dma_burst_enable = (value >> 14) & 0x01; hostdata->host_param.command_dma_burst_enable = (value >> 15); value = isp1020_read_nvram_word(host, 5); hostdata->host_param.tag_aging = value & 0xff; value = isp1020_read_nvram_word(host, 6); hostdata->host_param.selection_timeout = value & 0xffff; value = isp1020_read_nvram_word(host, 7); hostdata->host_param.max_queue_depth = value & 0xffff; #if DEBUG_ISP1020_SETUP printk("qlogicisp : fifo threshold=%d\n", hostdata->host_param.fifo_threshold); printk("qlogicisp : initiator scsi id=%d\n", hostdata->host_param.initiator_scsi_id); printk("qlogicisp : bus reset delay=%d\n", hostdata->host_param.bus_reset_delay); printk("qlogicisp : retry count=%d\n", hostdata->host_param.retry_count); printk("qlogicisp : retry delay=%d\n", hostdata->host_param.retry_delay); printk("qlogicisp : async data setup time=%d\n", hostdata->host_param.async_data_setup_time); printk("qlogicisp : req/ack active negation=%d\n", hostdata->host_param.req_ack_active_negation); printk("qlogicisp : data line active negation=%d\n", hostdata->host_param.data_line_active_negation); printk("qlogicisp : data DMA burst enable=%d\n", hostdata->host_param.data_dma_burst_enable); printk("qlogicisp : command DMA burst enable=%d\n", hostdata->host_param.command_dma_burst_enable); printk("qlogicisp : tag age limit=%d\n", hostdata->host_param.tag_aging); printk("qlogicisp : selection timeout limit=%d\n", hostdata->host_param.selection_timeout); printk("qlogicisp : max queue depth=%d\n", hostdata->host_param.max_queue_depth); #endif /* DEBUG_ISP1020_SETUP */ for (i = 0; i < MAX_TARGETS; i++) { value = isp1020_read_nvram_word(host, 14 + i * 3); hostdata->dev_param[i].device_flags = value & 0xff; hostdata->dev_param[i].execution_throttle = value >> 8; value = isp1020_read_nvram_word(host, 15 + i * 3); hostdata->dev_param[i].synchronous_period = value & 0xff; hostdata->dev_param[i].synchronous_offset = (value >> 8) & 0x0f; hostdata->dev_param[i].device_enable = (value >> 12) & 0x01; #if DEBUG_ISP1020_SETUP printk("qlogicisp : target 0x%02x\n", i); printk("qlogicisp : device flags=0x%02x\n", hostdata->dev_param[i].device_flags); printk("qlogicisp : execution throttle=%d\n", hostdata->dev_param[i].execution_throttle); printk("qlogicisp : synchronous period=%d\n", hostdata->dev_param[i].synchronous_period); printk("qlogicisp : synchronous offset=%d\n", hostdata->dev_param[i].synchronous_offset); printk("qlogicisp : device enable=%d\n", hostdata->dev_param[i].device_enable); #endif /* DEBUG_ISP1020_SETUP */ } LEAVE("isp1020_get_defaults"); return 0; } #define ISP1020_NVRAM_LEN 0x40 #define ISP1020_NVRAM_SIG1 0x5349 #define ISP1020_NVRAM_SIG2 0x2050 static int isp1020_verify_nvram(struct Scsi_Host *host) { int i; u_short value; u_char checksum = 0; for (i = 0; i < ISP1020_NVRAM_LEN; i++) { value = isp1020_read_nvram_word(host, i); switch (i) { case 0: if (value != ISP1020_NVRAM_SIG1) return 0; break; case 1: if (value != ISP1020_NVRAM_SIG2) return 0; break; case 2: if ((value & 0xff) != 0x02) return 0; break; } checksum += value & 0xff; checksum += value >> 8; } return (checksum == 0); } #define NVRAM_DELAY() udelay(2) /* 2 microsecond delay */ u_short isp1020_read_nvram_word(struct Scsi_Host *host, u_short byte) { int i; u_short value, output, input; byte &= 0x3f; byte |= 0x0180; for (i = 8; i >= 0; i--) { output = ((byte >> i) & 0x1) ? 0x4 : 0x0; outw(output | 0x2, host->io_port + PCI_NVRAM); NVRAM_DELAY(); outw(output | 0x3, host->io_port + PCI_NVRAM); NVRAM_DELAY(); outw(output | 0x2, host->io_port + PCI_NVRAM); NVRAM_DELAY(); } for (i = 0xf, value = 0; i >= 0; i--) { value <<= 1; outw(0x3, host->io_port + PCI_NVRAM); NVRAM_DELAY(); input = inw(host->io_port + PCI_NVRAM); NVRAM_DELAY(); outw(0x2, host->io_port + PCI_NVRAM); NVRAM_DELAY(); if (input & 0x8) value |= 1; } outw(0x0, host->io_port + PCI_NVRAM); NVRAM_DELAY(); return value; } #endif /* USE_NVRAM_DEFAULTS */ static int isp1020_set_defaults(struct Scsi_Host *host) { struct isp1020_hostdata *hostdata = (struct isp1020_hostdata *) host->hostdata; int i; ENTER("isp1020_set_defaults"); hostdata->host_param.fifo_threshold = 2; hostdata->host_param.host_adapter_enable = 1; hostdata->host_param.initiator_scsi_id = 7; hostdata->host_param.bus_reset_delay = 3; hostdata->host_param.retry_count = 0; hostdata->host_param.retry_delay = 1; hostdata->host_param.async_data_setup_time = 6; hostdata->host_param.req_ack_active_negation = 1; hostdata->host_param.data_line_active_negation = 1; hostdata->host_param.data_dma_burst_enable = 1; hostdata->host_param.command_dma_burst_enable = 1; hostdata->host_param.tag_aging = 8; hostdata->host_param.selection_timeout = 250; hostdata->host_param.max_queue_depth = 256; for (i = 0; i < MAX_TARGETS; i++) { hostdata->dev_param[i].device_flags = 0xfd; hostdata->dev_param[i].execution_throttle = 16; hostdata->dev_param[i].synchronous_period = 25; hostdata->dev_param[i].synchronous_offset = 12; hostdata->dev_param[i].device_enable = 1; } LEAVE("isp1020_set_defaults"); return 0; } static int isp1020_load_parameters(struct Scsi_Host *host) { int i, k; u_int queue_addr; u_short param[6]; u_short isp_cfg1; unsigned long flags; struct isp1020_hostdata *hostdata = (struct isp1020_hostdata *) host->hostdata; ENTER("isp1020_load_parameters"); save_flags(flags); cli(); outw(hostdata->host_param.fifo_threshold, host->io_port + ISP_CFG1); param[0] = MBOX_SET_INIT_SCSI_ID; param[1] = hostdata->host_param.initiator_scsi_id; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { restore_flags(flags); printk("qlogicisp : set initiator id failure\n"); return 1; } param[0] = MBOX_SET_RETRY_COUNT; param[1] = hostdata->host_param.retry_count; param[2] = hostdata->host_param.retry_delay; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { restore_flags(flags); printk("qlogicisp : set retry count failure\n"); return 1; } param[0] = MBOX_SET_ASYNC_DATA_SETUP_TIME; param[1] = hostdata->host_param.async_data_setup_time; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { restore_flags(flags); printk("qlogicisp : async data setup time failure\n"); return 1; } param[0] = MBOX_SET_ACTIVE_NEG_STATE; param[1] = (hostdata->host_param.req_ack_active_negation << 4) | (hostdata->host_param.data_line_active_negation << 5); isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { restore_flags(flags); printk("qlogicisp : set active negation state failure\n"); return 1; } param[0] = MBOX_SET_PCI_CONTROL_PARAMS; param[1] = hostdata->host_param.data_dma_burst_enable << 1; param[2] = hostdata->host_param.command_dma_burst_enable << 1; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { restore_flags(flags); printk("qlogicisp : set pci control parameter failure\n"); return 1; } isp_cfg1 = inw(host->io_port + ISP_CFG1); if (hostdata->host_param.data_dma_burst_enable || hostdata->host_param.command_dma_burst_enable) isp_cfg1 |= 0x0004; else isp_cfg1 &= 0xfffb; outw(isp_cfg1, host->io_port + ISP_CFG1); param[0] = MBOX_SET_TAG_AGE_LIMIT; param[1] = hostdata->host_param.tag_aging; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { restore_flags(flags); printk("qlogicisp : set tag age limit failure\n"); return 1; } param[0] = MBOX_SET_SELECT_TIMEOUT; param[1] = hostdata->host_param.selection_timeout; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { restore_flags(flags); printk("qlogicisp : set selection timeout failure\n"); return 1; } for (i = 0; i < MAX_TARGETS; i++) { if (!hostdata->dev_param[i].device_enable) continue; param[0] = MBOX_SET_TARGET_PARAMS; param[1] = i << 8; param[2] = hostdata->dev_param[i].device_flags << 8; param[3] = (hostdata->dev_param[i].synchronous_offset << 8) | hostdata->dev_param[i].synchronous_period; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { restore_flags(flags); printk("qlogicisp : set target parameter failure\n"); return 1; } for (k = 0; k < MAX_LUNS; k++) { param[0] = MBOX_SET_DEV_QUEUE_PARAMS; param[1] = (i << 8) | k; param[2] = hostdata->host_param.max_queue_depth; param[3] = hostdata->dev_param[i].execution_throttle; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { restore_flags(flags); printk("qlogicisp : set device queue " "parameter failure\n"); return 1; } } } queue_addr = (u_int) virt_to_bus(&hostdata->res[0][0]); param[0] = MBOX_INIT_RES_QUEUE; param[1] = RES_QUEUE_LEN + 1; param[2] = (u_short) (queue_addr >> 16); param[3] = (u_short) (queue_addr & 0xffff); param[4] = 0; param[5] = 0; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { restore_flags(flags); printk("qlogicisp : set response queue failure\n"); return 1; } queue_addr = (u_int) virt_to_bus(&hostdata->req[0][0]); param[0] = MBOX_INIT_REQ_QUEUE; param[1] = QLOGICISP_REQ_QUEUE_LEN + 1; param[2] = (u_short) (queue_addr >> 16); param[3] = (u_short) (queue_addr & 0xffff); param[4] = 0; isp1020_mbox_command(host, param); if (param[0] != MBOX_COMMAND_COMPLETE) { restore_flags(flags); printk("qlogicisp : set request queue failure\n"); return 1; } restore_flags(flags); LEAVE("isp1020_load_parameters"); return 0; } /* * currently, this is only called during initialization or abort/reset, * at which times interrupts are disabled, so polling is OK, I guess... */ static int isp1020_mbox_command(struct Scsi_Host *host, u_short param[]) { int loop_count; if (mbox_param[param[0]] == 0) return 1; loop_count = DEFAULT_LOOP_COUNT; while (--loop_count && inw(host->io_port + HOST_HCCR) & 0x0080) barrier(); if (!loop_count) printk("qlogicisp: mbox_command loop timeout #1\n"); switch(mbox_param[param[0]] >> 4) { case 6: outw(param[5], host->io_port + MBOX5); case 5: outw(param[4], host->io_port + MBOX4); case 4: outw(param[3], host->io_port + MBOX3); case 3: outw(param[2], host->io_port + MBOX2); case 2: outw(param[1], host->io_port + MBOX1); case 1: outw(param[0], host->io_port + MBOX0); } outw(0x0, host->io_port + PCI_SEMAPHORE); outw(HCCR_CLEAR_RISC_INTR, host->io_port + HOST_HCCR); outw(HCCR_SET_HOST_INTR, host->io_port + HOST_HCCR); loop_count = DEFAULT_LOOP_COUNT; while (--loop_count && !(inw(host->io_port + PCI_INTF_STS) & 0x04)) barrier(); if (!loop_count) printk("qlogicisp: mbox_command loop timeout #2\n"); loop_count = DEFAULT_LOOP_COUNT; while (--loop_count && inw(host->io_port + MBOX0) == 0x04) barrier(); if (!loop_count) printk("qlogicisp: mbox_command loop timeout #3\n"); switch(mbox_param[param[0]] & 0xf) { case 6: param[5] = inw(host->io_port + MBOX5); case 5: param[4] = inw(host->io_port + MBOX4); case 4: param[3] = inw(host->io_port + MBOX3); case 3: param[2] = inw(host->io_port + MBOX2); case 2: param[1] = inw(host->io_port + MBOX1); case 1: param[0] = inw(host->io_port + MBOX0); } outw(0x0, host->io_port + PCI_SEMAPHORE); outw(HCCR_CLEAR_RISC_INTR, host->io_port + HOST_HCCR); return 0; } #if DEBUG_ISP1020_INTR void isp1020_print_status_entry(struct Status_Entry *status) { int i; printk("qlogicisp : entry count = 0x%02x, type = 0x%02x, flags = 0x%02x\n", status->hdr.entry_cnt, status->hdr.entry_type, status->hdr.flags); printk("qlogicisp : scsi status = 0x%04x, completion status = 0x%04x\n", status->scsi_status, status->completion_status); printk("qlogicisp : state flags = 0x%04x, status flags = 0x%04x\n", status->state_flags, status->status_flags); printk("qlogicisp : time = 0x%04x, request sense length = 0x%04x\n", status->time, status->req_sense_len); printk("qlogicisp : residual transfer length = 0x%08x\n", status->residual); for (i = 0; i < status->req_sense_len; i++) printk("qlogicisp : sense data = 0x%02x\n", status->req_sense_data[i]); } #endif /* DEBUG_ISP1020_INTR */ #if DEBUG_ISP1020 void isp1020_print_scsi_cmd(Scsi_Cmnd *cmd) { int i; printk("qlogicisp : target = 0x%02x, lun = 0x%02x, cmd_len = 0x%02x\n", cmd->target, cmd->lun, cmd->cmd_len); printk("qlogicisp : command = "); for (i = 0; i < cmd->cmd_len; i++) printk("0x%02x ", cmd->cmnd[i]); printk("\n"); } #endif /* DEBUG_ISP1020 */ #ifdef MODULE Scsi_Host_Template driver_template = QLOGICISP; #include "scsi_module.c" #endif /* MODULE */ |