Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 4140 4141 4142 4143 4144 4145 4146 4147 4148 4149 4150 4151 4152 4153 4154 4155 4156 4157 4158 4159 4160 4161 4162 4163 4164 4165 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4453 4454 4455 4456 4457 4458 4459 4460 4461 4462 4463 4464 4465 4466 4467 4468 4469 4470 4471 4472 4473 4474 4475 4476 4477 4478 4479 4480 4481 4482 4483 4484 4485 4486 4487 4488 4489 4490 4491 4492 4493 4494 4495 4496 4497 4498 4499 4500 4501 4502 4503 4504 4505 4506 4507 4508 4509 4510 4511 4512 4513 4514 4515 4516 4517 4518 4519 4520 4521 4522 4523 4524 4525 4526 4527 4528 4529 4530 4531 4532 4533 4534 4535 4536 4537 4538 4539 4540 4541 4542 4543 4544 4545 4546 4547 4548 4549 4550 4551 4552 4553 4554 4555 4556 4557 4558 4559 4560 4561 4562 4563 4564 4565 4566 4567 4568 4569 4570 4571 4572 4573 4574 4575 4576 4577 4578 4579 4580 4581 4582 4583 4584 4585 4586 4587 4588 4589 4590 4591 4592 4593 4594 4595 4596 4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4607 4608 4609 4610 4611 4612 4613 4614 4615 4616 4617 4618 4619 4620 4621 4622 4623 4624 4625 4626 4627 4628 4629 4630 4631 4632 4633 4634 4635 4636 4637 4638 4639 4640 4641 4642 4643 4644 4645 4646 4647 4648 4649 4650 4651 4652 4653 4654 4655 4656 4657 4658 4659 4660 4661 4662 4663 4664 4665 4666 4667 4668 4669 4670 4671 4672 4673 4674 4675 4676 4677 4678 4679 4680 4681 4682 4683 4684 4685 4686 4687 4688 4689 4690 4691 4692 4693 4694 4695 4696 4697 4698 4699 4700 4701 4702 4703 4704 4705 4706 4707 4708 4709 4710 4711 4712 4713 4714 4715 4716 4717 4718 4719 4720 4721 4722 4723 4724 4725 4726 4727 4728 4729 4730 4731 4732 4733 4734 4735 4736 4737 4738 4739 4740 4741 4742 4743 4744 4745 4746 4747 4748 4749 4750 4751 4752 4753 4754 4755 4756 4757 4758 4759 4760 4761 4762 4763 4764 4765 4766 4767 4768 4769 4770 4771 4772 4773 4774 4775 4776 4777 4778 4779 4780 4781 4782 4783 4784 4785 4786 4787 4788 4789 4790 4791 4792 4793 4794 4795 4796 4797 4798 4799 4800 4801 4802 4803 4804 4805 4806 4807 4808 4809 4810 4811 4812 4813 4814 4815 4816 4817 4818 4819 4820 4821 4822 4823 4824 4825 4826 4827 4828 4829 4830 4831 4832 4833 4834 4835 4836 4837 4838 4839 4840 4841 4842 4843 4844 4845 4846 4847 4848 4849 4850 4851 4852 4853 4854 4855 4856 4857 4858 4859 4860 4861 4862 4863 4864 4865 4866 4867 4868 4869 4870 4871 4872 4873 4874 4875 4876 4877 4878 4879 4880 4881 4882 4883 4884 4885 4886 4887 4888 4889 4890 4891 4892 4893 4894 4895 4896 4897 4898 4899 4900 4901 4902 4903 4904 4905 4906 4907 4908 4909 4910 4911 4912 4913 4914 4915 4916 4917 4918 4919 4920 4921 4922 4923 4924 4925 4926 4927 4928 4929 4930 4931 4932 4933 4934 4935 4936 4937 4938 4939 4940 4941 4942 4943 4944 4945 4946 4947 4948 4949 4950 4951 4952 4953 4954 4955 4956 4957 4958 4959 4960 4961 4962 4963 4964 4965 4966 4967 4968 4969 4970 4971 4972 4973 4974 4975 4976 4977 4978 4979 4980 4981 4982 4983 4984 4985 4986 4987 4988 4989 4990 4991 4992 4993 4994 4995 4996 4997 4998 4999 5000 5001 5002 5003 5004 5005 5006 5007 5008 5009 5010 5011 5012 5013 5014 5015 5016 5017 5018 5019 5020 5021 5022 5023 5024 5025 5026 5027 5028 5029 5030 5031 5032 5033 5034 5035 5036 5037 5038 5039 5040 5041 5042 5043 5044 5045 5046 5047 5048 5049 5050 5051 5052 5053 5054 5055 5056 5057 5058 5059 5060 5061 5062 5063 5064 5065 5066 5067 5068 5069 5070 5071 5072 5073 5074 5075 5076 5077 5078 5079 5080 5081 5082 5083 5084 5085 5086 5087 5088 5089 5090 5091 5092 5093 5094 5095 5096 5097 5098 5099 5100 5101 5102 5103 5104 5105 5106 5107 5108 5109 5110 5111 5112 5113 5114 5115 5116 5117 5118 5119 5120 5121 5122 5123 5124 5125 5126 5127 5128 5129 5130 5131 5132 5133 5134 5135 5136 5137 5138 5139 5140 5141 5142 5143 5144 5145 5146 5147 5148 5149 5150 5151 5152 5153 5154 5155 5156 5157 5158 5159 5160 5161 5162 5163 5164 5165 5166 5167 5168 5169 5170 5171 5172 5173 5174 5175 5176 5177 5178 5179 5180 5181 5182 5183 5184 5185 5186 5187 5188 5189 5190 5191 5192 5193 5194 5195 5196 5197 5198 5199 5200 5201 5202 5203 5204 5205 5206 5207 5208 5209 5210 5211 5212 5213 5214 5215 5216 5217 5218 5219 5220 5221 5222 5223 5224 5225 5226 5227 5228 5229 5230 5231 5232 5233 5234 5235 5236 5237 5238 5239 5240 5241 5242 5243 5244 5245 5246 5247 5248 5249 5250 5251 5252 5253 5254 5255 5256 5257 5258 5259 5260 5261 5262 5263 5264 5265 5266 5267 5268 5269 5270 5271 5272 5273 5274 5275 5276 5277 5278 5279 5280 5281 5282 5283 5284 5285 5286 5287 5288 5289 5290 5291 5292 5293 5294 5295 5296 5297 5298 5299 5300 5301 5302 5303 5304 5305 5306 5307 5308 5309 5310 5311 5312 5313 5314 5315 5316 5317 5318 5319 5320 5321 5322 5323 5324 5325 5326 5327 5328 5329 5330 5331 5332 5333 5334 5335 5336 5337 5338 5339 5340 5341 5342 5343 5344 5345 5346 5347 5348 5349 5350 5351 5352 5353 5354 5355 5356 5357 5358 5359 5360 5361 5362 5363 5364 5365 5366 5367 5368 5369 5370 5371 5372 5373 5374 5375 5376 5377 5378 5379 5380 5381 5382 5383 5384 5385 5386 5387 5388 5389 5390 5391 5392 5393 5394 5395 5396 5397 5398 5399 5400 5401 5402 5403 5404 5405 5406 5407 5408 5409 5410 5411 5412 5413 5414 5415 5416 5417 5418 5419 5420 5421 5422 5423 5424 5425 5426 5427 5428 5429 5430 5431 5432 5433 5434 5435 5436 5437 5438 5439 5440 5441 5442 5443 5444 5445 5446 5447 5448 5449 5450 5451 5452 5453 5454 5455 5456 5457 5458 5459 5460 5461 5462 5463 5464 5465 5466 5467 5468 5469 5470 5471 5472 5473 5474 5475 5476 5477 5478 5479 5480 5481 5482 5483 5484 5485 5486 5487 5488 5489 5490 5491 5492 5493 5494 5495 5496 5497 5498 5499 5500 5501 5502 5503 5504 5505 5506 5507 5508 5509 5510 5511 5512 5513 5514 5515 5516 5517 5518 5519 5520 5521 5522 5523 5524 5525 5526 5527 5528 5529 5530 5531 5532 5533 5534 5535 5536 5537 5538 5539 5540 5541 5542 5543 5544 5545 5546 5547 5548 5549 5550 5551 5552 5553 5554 5555 5556 5557 5558 5559 5560 5561 5562 5563 5564 5565 5566 5567 5568 5569 5570 5571 5572 5573 5574 5575 5576 5577 5578 5579 5580 5581 5582 5583 5584 5585 5586 5587 5588 5589 5590 5591 5592 5593 5594 5595 5596 5597 5598 5599 5600 5601 5602 5603 5604 5605 5606 5607 5608 5609 5610 5611 5612 5613 5614 5615 5616 5617 5618 5619 5620 5621 5622 5623 5624 5625 5626 5627 5628 5629 5630 5631 5632 5633 5634 5635 5636 5637 5638 5639 5640 5641 5642 5643 5644 5645 5646 5647 5648 5649 5650 5651 5652 5653 5654 5655 5656 5657 5658 5659 5660 5661 5662 5663 5664 5665 5666 5667 5668 5669 5670 5671 5672 5673 5674 5675 5676 5677 5678 5679 5680 5681 5682 5683 5684 5685 5686 5687 5688 5689 5690 5691 5692 5693 5694 5695 5696 5697 5698 5699 5700 5701 5702 5703 5704 5705 5706 5707 5708 5709 5710 5711 5712 5713 5714 5715 5716 5717 5718 5719 5720 5721 5722 5723 5724 5725 5726 5727 5728 5729 5730 5731 5732 5733 5734 5735 5736 5737 5738 5739 5740 5741 5742 5743 5744 5745 5746 5747 5748 5749 5750 5751 5752 5753 5754 5755 5756 5757 5758 5759 5760 5761 5762 5763 5764 5765 5766 5767 5768 5769 5770 5771 5772 5773 5774 5775 5776 5777 5778 5779 5780 5781 5782 5783 5784 5785 5786 5787 5788 5789 5790 5791 5792 5793 5794 5795 5796 5797 5798 5799 5800 5801 5802 5803 5804 5805 5806 5807 5808 5809 5810 5811 5812 5813 5814 5815 5816 5817 5818 5819 5820 5821 5822 5823 5824 5825 5826 5827 5828 5829 5830 5831 5832 5833 5834 5835 5836 5837 5838 5839 5840 5841 5842 5843 5844 5845 5846 5847 5848 5849 5850 5851 5852 5853 5854 5855 5856 5857 5858 5859 5860 5861 5862 5863 5864 5865 5866 5867 5868 5869 5870 5871 5872 5873 5874 5875 5876 5877 5878 5879 5880 5881 5882 5883 5884 5885 5886 5887 5888 5889 5890 5891 5892 5893 5894 5895 5896 5897 5898 5899 5900 5901 5902 5903 5904 5905 5906 5907 5908 5909 5910 5911 5912 5913 5914 5915 5916 5917 5918 5919 5920 5921 5922 5923 5924 5925 5926 5927 5928 5929 5930 5931 5932 5933 5934 5935 5936 5937 5938 5939 5940 5941 5942 5943 5944 5945 5946 5947 5948 5949 5950 5951 5952 5953 5954 5955 5956 5957 5958 5959 5960 5961 5962 5963 5964 5965 5966 5967 5968 5969 5970 5971 5972 5973 5974 5975 5976 5977 5978 5979 5980 5981 5982 5983 5984 5985 5986 5987 5988 5989 5990 5991 5992 5993 5994 5995 5996 5997 5998 5999 6000 6001 6002 6003 6004 6005 6006 6007 6008 6009 6010 6011 6012 6013 6014 6015 6016 6017 6018 6019 6020 6021 6022 6023 6024 6025 6026 6027 6028 6029 6030 6031 6032 6033 6034 6035 6036 6037 6038 6039 6040 6041 6042 6043 6044 6045 6046 6047 6048 6049 6050 6051 6052 6053 6054 6055 6056 6057 6058 6059 6060 6061 6062 6063 6064 6065 6066 6067 6068 6069 6070 6071 6072 6073 6074 6075 6076 6077 6078 6079 6080 6081 6082 6083 6084 6085 6086 6087 6088 6089 6090 6091 6092 6093 6094 6095 6096 6097 6098 6099 6100 6101 6102 6103 6104 6105 6106 6107 6108 6109 6110 6111 6112 6113 6114 6115 6116 6117 6118 6119 6120 6121 6122 6123 6124 6125 6126 6127 6128 6129 6130 6131 6132 6133 6134 6135 6136 6137 6138 6139 6140 6141 6142 6143 6144 6145 6146 6147 6148 6149 6150 6151 6152 6153 6154 6155 6156 6157 6158 6159 6160 6161 6162 6163 6164 6165 6166 6167 6168 6169 6170 6171 6172 6173 6174 6175 6176 6177 6178 6179 6180 6181 6182 6183 6184 6185 6186 6187 6188 6189 6190 6191 6192 6193 6194 6195 6196 6197 6198 6199 6200 6201 6202 6203 6204 6205 6206 6207 6208 6209 6210 6211 6212 6213 6214 6215 6216 6217 6218 6219 6220 6221 6222 6223 6224 6225 6226 6227 6228 6229 6230 6231 6232 6233 6234 6235 6236 6237 6238 6239 6240 6241 6242 6243 6244 6245 6246 6247 6248 6249 6250 6251 6252 6253 6254 6255 6256 6257 6258 6259 6260 6261 6262 6263 6264 6265 6266 6267 6268 6269 6270 6271 6272 6273 6274 6275 6276 6277 6278 6279 6280 6281 6282 6283 6284 6285 6286 6287 6288 6289 6290 6291 6292 6293 6294 6295 6296 6297 6298 6299 6300 6301 6302 6303 6304 6305 6306 6307 6308 6309 6310 6311 6312 6313 6314 6315 6316 6317 6318 6319 6320 6321 6322 6323 6324 6325 6326 6327 6328 6329 6330 6331 6332 6333 6334 6335 6336 6337 6338 6339 6340 6341 6342 6343 6344 6345 6346 6347 6348 6349 6350 6351 6352 6353 6354 6355 6356 6357 6358 6359 6360 6361 6362 6363 6364 6365 6366 6367 6368 6369 6370 6371 6372 6373 6374 6375 6376 6377 6378 6379 6380 6381 6382 6383 6384 6385 6386 6387 6388 6389 6390 6391 6392 6393 6394 6395 6396 6397 6398 6399 6400 6401 6402 6403 6404 6405 6406 6407 6408 6409 6410 6411 6412 6413 6414 6415 6416 6417 6418 6419 6420 6421 6422 6423 6424 6425 6426 6427 6428 6429 6430 6431 6432 6433 6434 6435 6436 6437 6438 6439 6440 6441 6442 6443 6444 6445 6446 6447 6448 6449 6450 6451 6452 6453 6454 6455 6456 6457 6458 6459 6460 6461 6462 6463 6464 6465 6466 6467 6468 6469 6470 6471 6472 6473 6474 6475 6476 6477 6478 6479 6480 6481 6482 6483 6484 6485 6486 6487 6488 6489 6490 6491 6492 6493 6494 6495 6496 6497 6498 6499 6500 6501 6502 6503 6504 6505 6506 6507 6508 6509 6510 6511 6512 6513 6514 6515 6516 6517 6518 6519 6520 6521 6522 6523 6524 6525 6526 6527 6528 6529 6530 6531 6532 6533 6534 6535 6536 6537 6538 6539 6540 6541 6542 6543 6544 6545 6546 6547 6548 6549 6550 6551 6552 6553 6554 6555 6556 6557 6558 6559 6560 6561 6562 6563 6564 6565 6566 6567 6568 6569 6570 6571 6572 6573 6574 6575 6576 6577 6578 6579 6580 6581 6582 6583 6584 6585 6586 6587 6588 6589 6590 6591 6592 6593 6594 6595 6596 6597 6598 6599 6600 6601 6602 6603 6604 6605 6606 6607 6608 6609 6610 6611 6612 6613 6614 6615 6616 6617 6618 6619 6620 6621 6622 6623 6624 6625 6626 6627 6628 6629 6630 6631 6632 6633 6634 6635 6636 6637 6638 6639 6640 6641 6642 6643 6644 6645 6646 6647 6648 6649 6650 6651 6652 6653 6654 6655 6656 6657 6658 6659 6660 6661 6662 6663 6664 6665 6666 6667 6668 6669 6670 6671 6672 6673 6674 6675 6676 6677 6678 6679 6680 6681 6682 6683 6684 6685 6686 6687 6688 6689 6690 6691 6692 6693 6694 6695 6696 6697 6698 6699 6700 6701 6702 6703 6704 6705 6706 6707 6708 6709 6710 6711 6712 6713 6714 6715 6716 6717 6718 6719 6720 6721 6722 6723 6724 6725 6726 6727 6728 6729 6730 6731 6732 6733 6734 6735 6736 6737 6738 6739 6740 6741 6742 6743 6744 6745 6746 6747 6748 6749 6750 6751 6752 6753 6754 6755 6756 6757 6758 6759 6760 6761 6762 6763 6764 6765 6766 6767 6768 6769 6770 6771 6772 6773 6774 6775 6776 6777 6778 6779 6780 6781 6782 6783 6784 6785 6786 6787 6788 6789 6790 6791 6792 6793 6794 6795 6796 6797 6798 6799 6800 6801 6802 6803 6804 6805 6806 6807 6808 6809 6810 6811 6812 6813 6814 6815 6816 6817 6818 6819 6820 6821 6822 6823 6824 6825 6826 6827 6828 6829 6830 6831 6832 6833 6834 6835 6836 6837 6838 6839 6840 6841 6842 6843 6844 6845 6846 6847 6848 6849 6850 6851 6852 6853 6854 6855 6856 6857 6858 6859 6860 6861 6862 6863 6864 6865 6866 6867 6868 6869 6870 6871 6872 6873 6874 6875 6876 6877 6878 6879 6880 6881 6882 6883 6884 6885 6886 6887 6888 6889 6890 6891 6892 6893 6894 6895 6896 6897 6898 6899 6900 6901 6902 6903 6904 6905 6906 6907 6908 6909 6910 6911 6912 6913 6914 6915 6916 6917 6918 6919 6920 6921 6922 6923 6924 6925 6926 6927 6928 6929 6930 6931 6932 6933 6934 6935 6936 6937 6938 6939 6940 6941 6942 6943 6944 6945 6946 6947 6948 6949 6950 6951 6952 6953 6954 6955 6956 6957 6958 6959 6960 6961 6962 6963 6964 6965 6966 6967 6968 6969 6970 6971 6972 6973 6974 6975 6976 6977 6978 6979 6980 6981 6982 6983 6984 6985 6986 6987 6988 6989 6990 6991 6992 6993 6994 6995 6996 6997 6998 6999 7000 7001 7002 7003 7004 7005 7006 7007 7008 7009 7010 7011 7012 7013 7014 7015 7016 7017 7018 7019 7020 7021 7022 7023 7024 7025 7026 7027 7028 7029 7030 7031 7032 7033 7034 7035 7036 7037 7038 7039 7040 7041 7042 7043 7044 7045 7046 7047 7048 7049 7050 7051 7052 7053 7054 7055 7056 7057 7058 7059 7060 7061 7062 7063 7064 7065 7066 7067 7068 7069 7070 7071 7072 7073 7074 7075 7076 7077 7078 7079 7080 7081 7082 7083 7084 7085 7086 7087 7088 7089 7090 7091 7092 7093 7094 7095 7096 7097 7098 7099 7100 7101 7102 7103 7104 7105 7106 7107 7108 7109 7110 7111 7112 7113 7114 7115 7116 7117 7118 7119 7120 7121 7122 7123 7124 7125 7126 7127 7128 7129 7130 7131 7132 7133 7134 7135 7136 7137 7138 7139 7140 7141 7142 7143 7144 7145 7146 7147 7148 7149 7150 7151 7152 7153 7154 7155 7156 7157 7158 7159 7160 7161 7162 7163 7164 7165 7166 7167 7168 7169 7170 7171 7172 7173 7174 7175 7176 7177 7178 7179 7180 7181 7182 7183 7184 7185 7186 7187 7188 7189 7190 7191 7192 7193 7194 7195 7196 7197 7198 7199 7200 7201 7202 7203 7204 7205 7206 7207 7208 7209 7210 7211 7212 7213 7214 7215 7216 7217 7218 7219 7220 7221 7222 7223 7224 7225 7226 7227 7228 7229 7230 7231 7232 7233 7234 7235 7236 7237 7238 7239 7240 7241 7242 7243 7244 7245 7246 7247 7248 7249 7250 7251 7252 7253 7254 7255 7256 7257 7258 7259 7260 7261 7262 7263 7264 7265 7266 7267 7268 7269 7270 7271 7272 7273 7274 7275 7276 7277 7278 7279 7280 7281 7282 7283 7284 7285 7286 7287 7288 7289 7290 7291 7292 7293 7294 7295 7296 7297 7298 7299 7300 7301 7302 7303 7304 7305 7306 7307 7308 7309 7310 7311 7312 7313 7314 7315 7316 7317 7318 7319 7320 7321 7322 7323 7324 7325 7326 7327 7328 7329 7330 7331 7332 7333 7334 7335 7336 7337 7338 7339 7340 7341 7342 7343 7344 7345 7346 7347 7348 7349 7350 7351 7352 7353 7354 7355 7356 7357 7358 7359 7360 7361 7362 7363 7364 7365 7366 7367 7368 7369 7370 7371 7372 7373 7374 7375 7376 7377 7378 7379 7380 7381 7382 7383 7384 7385 7386 7387 7388 7389 7390 7391 7392 7393 7394 7395 7396 7397 7398 7399 7400 7401 7402 7403 7404 7405 7406 7407 7408 7409 7410 7411 7412 7413 7414 7415 7416 7417 7418 7419 7420 7421 7422 7423 7424 7425 7426 7427 7428 7429 7430 7431 7432 7433 7434 7435 7436 7437 7438 7439 7440 7441 7442 7443 7444 7445 7446 7447 7448 7449 7450 7451 7452 7453 7454 7455 7456 7457 7458 7459 7460 7461 7462 7463 7464 7465 7466 7467 7468 7469 7470 7471 7472 7473 7474 7475 7476 7477 7478 7479 7480 7481 7482 7483 7484 7485 7486 7487 7488 7489 7490 7491 7492 7493 7494 7495 7496 7497 7498 7499 7500 7501 7502 7503 7504 7505 7506 7507 7508 7509 7510 7511 7512 7513 7514 7515 7516 7517 7518 7519 7520 7521 7522 7523 7524 7525 7526 7527 7528 7529 7530 7531 7532 7533 7534 7535 7536 7537 7538 7539 7540 7541 7542 7543 7544 7545 7546 7547 7548 7549 7550 7551 7552 7553 7554 7555 7556 7557 7558 7559 7560 7561 7562 7563 7564 7565 7566 7567 7568 7569 7570 7571 7572 7573 7574 7575 7576 7577 7578 7579 7580 7581 7582 7583 7584 7585 7586 7587 7588 7589 7590 7591 7592 7593 7594 7595 7596 7597 7598 7599 7600 7601 7602 7603 7604 7605 7606 7607 7608 7609 7610 7611 7612 7613 7614 7615 7616 7617 7618 7619 7620 7621 7622 7623 7624 7625 7626 7627 7628 7629 7630 7631 7632 7633 7634 7635 7636 7637 7638 7639 7640 7641 7642 7643 7644 7645 7646 7647 7648 7649 7650 7651 7652 7653 7654 7655 7656 7657 7658 7659 7660 7661 7662 7663 7664 7665 7666 7667 7668 7669 7670 7671 7672 7673 7674 7675 7676 7677 7678 7679 7680 7681 7682 7683 7684 7685 7686 7687 7688 7689 7690 7691 7692 7693 7694 7695 7696 7697 7698 7699 7700 7701 7702 7703 7704 7705 7706 7707 7708 7709 7710 7711 7712 7713 7714 7715 7716 7717 7718 7719 7720 7721 7722 7723 7724 7725 7726 7727 7728 7729 7730 7731 7732 7733 7734 7735 7736 7737 7738 7739 7740 7741 7742 7743 7744 7745 7746 7747 7748 7749 7750 7751 7752 7753 7754 7755 7756 7757 7758 7759 7760 7761 7762 7763 7764 7765 7766 7767 7768 7769 7770 7771 7772 7773 7774 7775 7776 7777 7778 7779 7780 7781 7782 7783 7784 7785 7786 7787 7788 7789 7790 7791 7792 7793 7794 7795 7796 7797 7798 7799 7800 7801 7802 7803 7804 7805 7806 7807 7808 7809 7810 7811 7812 7813 7814 7815 7816 7817 7818 7819 7820 7821 7822 7823 7824 7825 7826 7827 7828 7829 7830 7831 7832 7833 7834 7835 7836 7837 7838 7839 7840 7841 7842 7843 7844 7845 7846 7847 7848 7849 7850 7851 7852 7853 7854 7855 7856 7857 7858 7859 7860 7861 7862 7863 7864 7865 7866 7867 7868 7869 7870 7871 7872 7873 7874 7875 7876 7877 7878 7879 7880 7881 7882 7883 7884 7885 7886 7887 7888 7889 7890 7891 7892 7893 7894 7895 7896 7897 7898 7899 7900 7901 7902 7903 7904 7905 7906 7907 7908 7909 7910 7911 7912 7913 7914 7915 7916 7917 7918 7919 7920 7921 7922 7923 7924 7925 7926 7927 7928 7929 7930 7931 7932 7933 7934 7935 7936 7937 7938 7939 7940 7941 7942 7943 7944 7945 7946 7947 7948 7949 7950 7951 7952 7953 7954 7955 7956 7957 7958 7959 7960 7961 7962 7963 7964 7965 7966 7967 7968 7969 7970 7971 7972 7973 7974 7975 7976 7977 7978 7979 7980 7981 7982 7983 7984 7985 7986 7987 7988 7989 7990 7991 7992 7993 7994 7995 7996 7997 7998 7999 8000 8001 8002 8003 8004 8005 8006 8007 8008 8009 8010 8011 8012 8013 8014 8015 8016 8017 8018 8019 8020 8021 8022 8023 8024 8025 8026 8027 8028 8029 8030 8031 8032 8033 8034 8035 8036 8037 8038 8039 8040 8041 8042 8043 8044 8045 8046 8047 8048 8049 8050 8051 8052 8053 8054 8055 8056 8057 8058 8059 8060 8061 8062 8063 8064 8065 8066 8067 8068 8069 8070 8071 8072 8073 8074 8075 8076 8077 8078 8079 8080 8081 8082 8083 8084 8085 8086 8087 8088 8089 8090 8091 8092 8093 8094 8095 8096 8097 8098 8099 8100 8101 8102 8103 8104 8105 8106 8107 8108 8109 8110 8111 8112 8113 8114 8115 8116 8117 8118 8119 8120 8121 8122 8123 8124 8125 8126 8127 8128 8129 8130 8131 8132 8133 8134 8135 8136 8137 8138 8139 8140 8141 8142 8143 8144 8145 8146 8147 8148 8149 8150 8151 8152 8153 8154 8155 8156 8157 8158 8159 8160 8161 8162 8163 8164 8165 8166 8167 8168 8169 8170 8171 8172 8173 8174 8175 8176 8177 8178 8179 8180 8181 8182 8183 8184 8185 8186 8187 8188 8189 8190 8191 8192 8193 8194 8195 8196 8197 8198 8199 8200 8201 8202 8203 8204 8205 8206 8207 8208 8209 8210 8211 8212 8213 8214 8215 8216 8217 8218 8219 8220 8221 8222 8223 8224 8225 8226 8227 8228 8229 8230 8231 8232 8233 8234 8235 8236 8237 8238 8239 8240 8241 8242 8243 8244 8245 8246 8247 8248 8249 8250 8251 8252 8253 8254 8255 8256 8257 8258 8259 8260 8261 8262 8263 8264 8265 8266 8267 8268 8269 8270 8271 8272 8273 8274 8275 8276 8277 8278 8279 8280 8281 8282 8283 8284 8285 8286 8287 8288 8289 8290 8291 8292 8293 8294 8295 8296 8297 8298 8299 8300 8301 8302 8303 8304 8305 8306 8307 8308 8309 8310 8311 8312 8313 8314 8315 8316 8317 8318 8319 8320 8321 8322 8323 8324 8325 8326 8327 8328 8329 8330 8331 8332 8333 8334 8335 8336 8337 8338 8339 8340 8341 8342 8343 8344 8345 8346 8347 8348 8349 8350 8351 8352 8353 8354 8355 8356 8357 8358 8359 8360 8361 8362 8363 8364 8365 8366 8367 8368 8369 8370 8371 8372 8373 8374 8375 8376 8377 8378 8379 8380 8381 8382 8383 8384 8385 8386 8387 8388 8389 8390 8391 8392 8393 8394 8395 8396 8397 8398 8399 8400 8401 8402 8403 8404 8405 8406 8407 8408 8409 8410 8411 8412 8413 8414 8415 8416 8417 8418 8419 8420 8421 8422 8423 8424 8425 8426 8427 8428 8429 8430 8431 8432 8433 8434 8435 8436 8437 8438 8439 8440 8441 8442 8443 8444 8445 8446 8447 8448 8449 8450 8451 8452 8453 8454 8455 8456 8457 8458 8459 8460 8461 8462 8463 8464 8465 8466 8467 8468 8469 8470 8471 8472 8473 8474 8475 8476 8477 8478 8479 8480 8481 8482 8483 8484 8485 8486 8487 8488 8489 8490 8491 8492 8493 8494 8495 8496 8497 8498 8499 8500 8501 8502 8503 8504 8505 8506 8507 8508 8509 8510 8511 8512 8513 8514 8515 8516 8517 8518 8519 8520 8521 8522 8523 8524 8525 8526 8527 8528 8529 8530 8531 8532 8533 8534 8535 8536 8537 8538 8539 8540 8541 8542 8543 8544 8545 8546 8547 8548 8549 8550 8551 8552 8553 8554 8555 8556 8557 8558 8559 8560 8561 8562 8563 8564 8565 8566 8567 8568 8569 8570 8571 8572 8573 8574 8575 8576 8577 8578 8579 8580 8581 8582 8583 8584 8585 8586 8587 8588 8589 8590 8591 8592 8593 8594 8595 8596 8597 8598 8599 8600 8601 8602 8603 8604 8605 8606 8607 8608 8609 8610 8611 8612 8613 8614 8615 8616 8617 8618 8619 8620 8621 8622 8623 8624 8625 8626 8627 8628 8629 8630 8631 8632 8633 8634 8635 8636 8637 8638 8639 8640 8641 8642 8643 8644 8645 8646 8647 8648 8649 8650 8651 8652 8653 8654 8655 8656 8657 8658 8659 8660 8661 8662 8663 8664 8665 8666 8667 8668 8669 8670 8671 8672 8673 8674 8675 8676 8677 8678 8679 8680 8681 8682 8683 8684 8685 8686 8687 8688 8689 8690 8691 8692 8693 8694 8695 8696 8697 8698 8699 8700 8701 8702 8703 8704 8705 8706 8707 8708 8709 8710 8711 8712 8713 8714 8715 8716 8717 8718 8719 8720 8721 8722 8723 8724 8725 8726 8727 8728 8729 8730 8731 8732 8733 8734 8735 8736 8737 8738 8739 8740 8741 8742 8743 8744 8745 8746 8747 8748 8749 8750 8751 8752 8753 8754 8755 8756 8757 8758 8759 8760 8761 8762 8763 8764 8765 8766 8767 8768 8769 8770 8771 8772 8773 8774 8775 8776 8777 8778 8779 8780 8781 8782 8783 8784 8785 8786 8787 8788 8789 8790 8791 8792 8793 8794 8795 8796 8797 8798 8799 8800 8801 8802 8803 8804 8805 8806 8807 8808 8809 8810 8811 8812 8813 8814 8815 8816 8817 8818 8819 8820 8821 8822 8823 8824 8825 8826 8827 8828 8829 8830 8831 8832 8833 8834 8835 8836 8837 8838 8839 8840 8841 8842 8843 8844 8845 8846 8847 8848 8849 8850 8851 8852 8853 8854 8855 8856 8857 8858 8859 8860 8861 8862 8863 8864 8865 8866 8867 8868 8869 8870 8871 8872 8873 8874 8875 8876 8877 8878 8879 8880 8881 8882 8883 8884 8885 8886 8887 8888 8889 8890 8891 8892 8893 8894 8895 8896 8897 8898 8899 8900 8901 8902 8903 8904 8905 8906 8907 8908 8909 8910 8911 8912 8913 8914 8915 8916 8917 8918 8919 8920 8921 8922 8923 8924 8925 8926 8927 8928 8929 8930 8931 8932 8933 8934 8935 8936 8937 8938 8939 8940 8941 8942 8943 8944 8945 8946 8947 8948 8949 8950 8951 8952 8953 8954 8955 8956 8957 8958 8959 8960 8961 8962 8963 8964 8965 8966 8967 8968 8969 8970 8971 8972 8973 8974 8975 8976 8977 8978 8979 8980 8981 8982 8983 8984 8985 8986 8987 8988 8989 8990 8991 8992 8993 8994 8995 8996 8997 8998 8999 9000 9001 9002 9003 9004 9005 9006 9007 9008 9009 9010 9011 9012 9013 9014 9015 9016 9017 9018 9019 9020 9021 9022 9023 9024 9025 9026 9027 9028 9029 9030 9031 9032 9033 9034 9035 9036 9037 9038 9039 9040 9041 9042 9043 9044 9045 9046 9047 9048 9049 9050 9051 9052 9053 9054 9055 9056 9057 9058 9059 9060 9061 9062 9063 9064 9065 9066 9067 9068 9069 9070 9071 9072 9073 9074 9075 9076 9077 9078 9079 9080 9081 9082 9083 9084 9085 9086 9087 9088 9089 9090 9091 9092 9093 9094 9095 9096 9097 9098 9099 9100 9101 9102 9103 9104 9105 9106 9107 9108 9109 9110 9111 9112 9113 9114 9115 9116 9117 9118 9119 9120 9121 9122 9123 9124 9125 9126 9127 9128 9129 9130 9131 9132 9133 9134 9135 9136 9137 9138 9139 9140 9141 9142 9143 9144 9145 9146 9147 9148 9149 9150 9151 9152 9153 9154 9155 9156 9157 9158 9159 9160 9161 9162 9163 9164 9165 9166 9167 9168 9169 9170 9171 9172 9173 9174 9175 9176 9177 9178 9179 9180 9181 9182 9183 9184 9185 9186 9187 9188 9189 9190 9191 9192 9193 9194 9195 9196 9197 9198 9199 9200 9201 9202 9203 9204 9205 9206 9207 9208 9209 9210 9211 9212 9213 9214 9215 9216 9217 9218 9219 9220 9221 9222 9223 9224 9225 9226 9227 9228 9229 9230 9231 9232 9233 9234 9235 9236 9237 9238 9239 9240 9241 9242 9243 9244 9245 9246 9247 9248 9249 9250 9251 9252 9253 9254 9255 9256 9257 9258 9259 9260 9261 9262 9263 9264 9265 9266 9267 9268 9269 9270 9271 9272 9273 9274 9275 9276 9277 9278 9279 9280 9281 9282 9283 9284 9285 9286 9287 9288 9289 9290 9291 9292 9293 9294 9295 9296 9297 9298 9299 9300 9301 9302 9303 9304 9305 9306 9307 9308 9309 9310 9311 9312 9313 9314 9315 9316 9317 9318 9319 9320 9321 9322 9323 9324 9325 9326 9327 9328 9329 9330 9331 9332 9333 9334 9335 9336 9337 9338 9339 9340 9341 9342 9343 9344 9345 9346 9347 9348 9349 9350 9351 9352 9353 9354 9355 9356 9357 9358 9359 9360 9361 9362 9363 9364 9365 9366 9367 9368 9369 9370 9371 9372 9373 9374 9375 9376 9377 9378 9379 9380 9381 9382 9383 9384 9385 9386 9387 9388 9389 9390 9391 9392 9393 9394 9395 9396 9397 9398 9399 9400 9401 9402 9403 9404 9405 9406 9407 9408 9409 9410 9411 9412 9413 9414 9415 9416 9417 9418 9419 9420 9421 9422 9423 9424 9425 9426 9427 9428 9429 9430 9431 9432 9433 9434 9435 9436 9437 9438 9439 9440 9441 9442 9443 9444 9445 9446 9447 9448 9449 9450 9451 9452 9453 9454 9455 9456 9457 9458 9459 9460 9461 9462 9463 9464 9465 9466 9467 9468 9469 9470 9471 9472 9473 9474 9475 9476 9477 9478 9479 9480 9481 9482 9483 9484 9485 9486 9487 9488 9489 9490 9491 9492 9493 9494 9495 9496 9497 9498 9499 9500 9501 9502 9503 9504 9505 9506 9507 9508 9509 9510 9511 9512 9513 9514 9515 9516 9517 9518 9519 9520 9521 9522 9523 9524 9525 9526 9527 9528 9529 9530 9531 9532 9533 9534 9535 9536 9537 9538 9539 9540 9541 9542 9543 9544 9545 9546 9547 9548 9549 9550 9551 9552 9553 9554 9555 9556 9557 9558 9559 9560 9561 9562 9563 9564 9565 9566 9567 9568 9569 9570 9571 9572 9573 9574 9575 9576 9577 9578 9579 9580 9581 9582 9583 9584 9585 9586 9587 9588 9589 9590 9591 9592 9593 9594 9595 9596 9597 9598 9599 9600 9601 9602 9603 9604 9605 9606 9607 9608 9609 9610 9611 9612 9613 9614 9615 9616 9617 9618 9619 9620 9621 9622 9623 9624 9625 9626 9627 9628 9629 9630 9631 9632 9633 9634 9635 9636 9637 9638 9639 9640 9641 9642 9643 9644 9645 9646 9647 9648 9649 9650 9651 9652 9653 9654 9655 9656 9657 9658 9659 9660 9661 9662 9663 9664 9665 9666 9667 9668 9669 9670 9671 9672 9673 9674 9675 9676 9677 9678 9679 9680 9681 9682 9683 9684 9685 9686 9687 9688 9689 9690 9691 9692 9693 9694 9695 9696 9697 9698 9699 9700 9701 9702 9703 9704 9705 9706 9707 9708 9709 9710 9711 9712 9713 9714 9715 9716 9717 9718 9719 9720 9721 9722 9723 9724 9725 9726 9727 9728 9729 9730 9731 9732 9733 9734 9735 9736 9737 9738 9739 9740 9741 9742 9743 9744 9745 9746 9747 9748 9749 9750 9751 9752 9753 9754 9755 9756 9757 9758 9759 9760 9761 9762 9763 9764 9765 9766 9767 9768 9769 9770 9771 9772 9773 9774 9775 9776 9777 9778 9779 9780 9781 9782 9783 9784 9785 9786 9787 9788 9789 9790 9791 9792 9793 9794 9795 9796 9797 9798 9799 9800 9801 9802 9803 9804 9805 9806 9807 9808 9809 9810 9811 9812 9813 9814 9815 9816 9817 9818 9819 9820 9821 9822 9823 9824 9825 9826 9827 9828 9829 9830 9831 9832 9833 9834 9835 9836 9837 9838 9839 9840 9841 9842 9843 9844 9845 9846 9847 9848 9849 9850 9851 9852 9853 9854 9855 9856 9857 9858 9859 9860 9861 9862 9863 9864 9865 9866 9867 9868 9869 9870 9871 9872 9873 9874 9875 9876 9877 9878 9879 9880 9881 9882 9883 9884 9885 9886 9887 9888 9889 9890 9891 9892 9893 9894 9895 9896 9897 9898 9899 9900 9901 9902 9903 9904 9905 9906 9907 9908 9909 9910 9911 9912 9913 9914 9915 9916 9917 9918 9919 9920 9921 9922 9923 9924 9925 9926 9927 9928 9929 9930 9931 9932 9933 9934 9935 9936 9937 9938 9939 9940 9941 9942 9943 9944 9945 9946 9947 9948 9949 9950 9951 9952 9953 9954 9955 9956 9957 9958 9959 9960 9961 9962 9963 9964 9965 9966 9967 9968 9969 9970 9971 9972 9973 9974 9975 9976 9977 9978 9979 9980 9981 9982 9983 9984 9985 9986 9987 9988 9989 9990 9991 9992 9993 9994 9995 9996 9997 9998 9999 10000 10001 10002 10003 10004 10005 10006 10007 10008 10009 10010 10011 10012 10013 10014 10015 10016 10017 10018 10019 10020 10021 10022 10023 10024 10025 10026 10027 10028 10029 10030 10031 10032 10033 10034 10035 10036 10037 10038 10039 10040 10041 10042 10043 10044 10045 10046 10047 10048 10049 10050 10051 10052 10053 10054 10055 10056 10057 10058 10059 10060 10061 10062 10063 10064 10065 10066 10067 10068 10069 10070 10071 10072 10073 10074 10075 10076 10077 10078 10079 10080 10081 10082 10083 10084 10085 10086 10087 10088 10089 10090 10091 10092 10093 10094 10095 10096 10097 10098 10099 10100 10101 10102 10103 10104 10105 10106 10107 10108 10109 10110 10111 10112 10113 10114 10115 10116 10117 10118 10119 10120 10121 10122 10123 10124 10125 10126 10127 10128 10129 10130 10131 10132 10133 10134 10135 10136 10137 10138 10139 10140 10141 10142 10143 10144 10145 10146 10147 10148 10149 10150 10151 10152 10153 10154 10155 10156 10157 10158 10159 10160 10161 10162 10163 10164 10165 10166 10167 10168 10169 10170 10171 10172 10173 10174 10175 10176 10177 10178 10179 10180 10181 10182 10183 10184 10185 10186 10187 10188 10189 10190 10191 10192 10193 10194 10195 10196 10197 10198 10199 10200 10201 10202 10203 10204 10205 10206 10207 10208 10209 10210 10211 10212 10213 10214 10215 10216 10217 10218 10219 10220 10221 10222 10223 10224 10225 10226 10227 10228 10229 10230 10231 10232 10233 10234 10235 10236 10237 10238 10239 10240 10241 10242 10243 10244 10245 10246 10247 10248 10249 10250 10251 10252 10253 10254 10255 10256 10257 10258 10259 10260 10261 10262 10263 10264 10265 10266 10267 10268 10269 10270 10271 10272 10273 10274 10275 10276 10277 10278 10279 10280 10281 10282 10283 10284 10285 10286 10287 10288 10289 10290 10291 10292 10293 10294 10295 10296 10297 10298 10299 10300 10301 10302 10303 10304 10305 10306 10307 10308 10309 10310 10311 10312 10313 10314 10315 10316 10317 10318 10319 10320 10321 10322 10323 10324 10325 10326 10327 10328 10329 10330 10331 10332 10333 10334 10335 10336 10337 10338 10339 10340 10341 10342 10343 10344 10345 10346 10347 10348 10349 10350 10351 10352 10353 10354 10355 10356 10357 10358 10359 10360 10361 10362 10363 10364 10365 10366 10367 10368 10369 10370 10371 10372 10373 10374 10375 10376 10377 10378 10379 10380 10381 10382 10383 10384 10385 10386 10387 10388 10389 10390 10391 10392 10393 10394 10395 10396 10397 10398 10399 10400 10401 10402 10403 10404 10405 10406 10407 10408 10409 10410 10411 10412 10413 10414 10415 10416 10417 10418 10419 10420 10421 10422 10423 10424 10425 10426 10427 10428 10429 10430 10431 10432 10433 10434 10435 10436 10437 10438 10439 10440 10441 10442 10443 10444 10445 10446 10447 10448 10449 10450 10451 10452 10453 10454 10455 10456 10457 10458 10459 10460 10461 10462 10463 10464 10465 10466 10467 10468 10469 10470 10471 10472 10473 10474 10475 10476 10477 10478 10479 10480 10481 10482 10483 10484 10485 10486 10487 10488 10489 10490 10491 10492 10493 10494 10495 10496 10497 10498 10499 10500 10501 10502 10503 10504 10505 10506 10507 10508 10509 10510 10511 10512 10513 10514 10515 10516 10517 10518 10519 10520 10521 10522 10523 10524 10525 10526 10527 10528 10529 10530 10531 10532 10533 10534 10535 10536 10537 10538 10539 10540 10541 10542 10543 10544 10545 10546 10547 10548 10549 10550 10551 10552 10553 10554 10555 10556 10557 10558 10559 10560 10561 10562 10563 10564 10565 10566 10567 10568 10569 10570 10571 10572 10573 10574 10575 10576 10577 10578 10579 10580 10581 10582 10583 10584 10585 10586 10587 10588 10589 10590 10591 10592 10593 10594 10595 10596 10597 10598 10599 10600 10601 10602 10603 10604 10605 10606 10607 10608 10609 10610 10611 10612 10613 10614 10615 10616 10617 10618 10619 10620 10621 10622 10623 10624 10625 10626 10627 10628 10629 10630 10631 10632 10633 10634 10635 10636 10637 10638 10639 10640 10641 10642 10643 10644 10645 10646 10647 10648 10649 10650 10651 10652 10653 10654 10655 10656 10657 10658 10659 10660 10661 10662 10663 10664 10665 10666 10667 10668 10669 10670 10671 10672 10673 10674 10675 10676 10677 10678 10679 10680 10681 10682 10683 10684 10685 10686 10687 10688 10689 10690 10691 10692 10693 10694 10695 10696 10697 10698 10699 10700 10701 10702 10703 10704 10705 10706 10707 10708 10709 10710 10711 10712 10713 10714 10715 10716 10717 10718 10719 10720 10721 10722 10723 10724 10725 10726 10727 10728 10729 10730 10731 10732 10733 10734 10735 10736 10737 10738 10739 10740 10741 10742 10743 10744 10745 10746 10747 10748 10749 10750 10751 10752 10753 10754 10755 10756 10757 10758 10759 10760 10761 10762 10763 10764 10765 10766 10767 10768 10769 10770 10771 10772 10773 10774 10775 10776 10777 10778 10779 10780 10781 10782 10783 10784 10785 10786 10787 10788 10789 10790 10791 10792 10793 10794 10795 10796 10797 10798 10799 10800 10801 10802 10803 10804 10805 10806 10807 10808 10809 10810 10811 10812 10813 10814 10815 10816 10817 10818 10819 10820 10821 10822 10823 10824 10825 10826 10827 10828 10829 10830 10831 10832 10833 10834 10835 10836 10837 10838 10839 10840 10841 10842 10843 10844 10845 10846 10847 10848 10849 10850 10851 10852 10853 10854 10855 10856 10857 10858 10859 10860 10861 10862 10863 10864 10865 10866 10867 10868 10869 10870 10871 10872 10873 10874 10875 10876 10877 10878 10879 10880 10881 10882 10883 10884 10885 10886 10887 10888 10889 10890 10891 10892 10893 10894 10895 10896 10897 10898 10899 10900 10901 10902 10903 10904 10905 10906 10907 10908 10909 10910 10911 10912 10913 10914 10915 10916 10917 10918 10919 10920 10921 10922 10923 10924 10925 10926 10927 10928 10929 10930 10931 10932 10933 10934 10935 10936 10937 10938 10939 10940 10941 10942 10943 10944 10945 10946 10947 10948 10949 10950 10951 10952 10953 10954 10955 10956 10957 10958 10959 10960 10961 10962 10963 10964 10965 10966 10967 10968 10969 10970 10971 10972 10973 10974 10975 10976 10977 10978 10979 10980 10981 10982 10983 10984 10985 10986 10987 10988 10989 10990 10991 10992 10993 10994 10995 10996 10997 10998 10999 11000 11001 11002 11003 11004 11005 11006 11007 11008 11009 11010 11011 11012 11013 11014 11015 11016 11017 11018 11019 11020 11021 11022 11023 11024 11025 11026 11027 11028 11029 11030 11031 11032 11033 11034 11035 11036 11037 11038 11039 11040 11041 11042 11043 11044 11045 11046 11047 11048 11049 11050 11051 11052 11053 11054 11055 11056 11057 11058 11059 11060 11061 11062 11063 11064 11065 11066 11067 11068 11069 11070 11071 11072 11073 11074 11075 11076 11077 11078 11079 11080 11081 11082 11083 11084 11085 11086 11087 11088 11089 11090 11091 11092 11093 11094 11095 11096 11097 11098 11099 11100 11101 11102 11103 11104 11105 11106 11107 11108 11109 11110 11111 11112 11113 11114 11115 11116 11117 11118 11119 11120 11121 11122 11123 11124 11125 11126 11127 11128 11129 11130 11131 11132 11133 11134 11135 11136 11137 11138 11139 11140 11141 11142 11143 11144 11145 11146 11147 11148 11149 11150 11151 11152 11153 11154 11155 11156 11157 11158 11159 11160 11161 11162 11163 11164 11165 11166 11167 11168 11169 11170 11171 11172 11173 11174 11175 11176 11177 11178 11179 11180 11181 11182 11183 11184 11185 11186 11187 11188 11189 11190 11191 11192 11193 11194 11195 11196 11197 11198 11199 11200 11201 11202 11203 11204 11205 11206 11207 11208 11209 11210 11211 11212 11213 11214 11215 11216 11217 11218 11219 11220 11221 11222 11223 11224 11225 11226 11227 11228 11229 11230 11231 11232 11233 11234 11235 11236 11237 11238 11239 11240 11241 11242 11243 11244 11245 11246 11247 11248 11249 11250 11251 11252 11253 11254 11255 11256 11257 11258 11259 11260 11261 11262 11263 11264 11265 11266 11267 11268 11269 11270 11271 11272 11273 11274 11275 11276 11277 11278 11279 11280 11281 11282 11283 11284 11285 11286 11287 11288 11289 11290 11291 11292 11293 11294 11295 11296 11297 11298 11299 11300 11301 11302 11303 11304 11305 11306 11307 11308 11309 11310 11311 11312 11313 11314 11315 11316 11317 11318 11319 11320 11321 11322 11323 11324 11325 11326 11327 11328 11329 11330 11331 11332 11333 11334 11335 11336 11337 11338 11339 11340 11341 11342 11343 11344 11345 11346 11347 11348 11349 11350 11351 11352 11353 11354 11355 11356 11357 11358 11359 11360 11361 11362 11363 11364 11365 11366 11367 11368 11369 11370 11371 11372 11373 11374 11375 11376 11377 11378 11379 11380 11381 11382 11383 11384 11385 11386 11387 11388 11389 11390 11391 11392 11393 11394 11395 11396 11397 11398 11399 11400 11401 11402 11403 11404 11405 11406 11407 11408 11409 11410 11411 11412 11413 11414 11415 11416 11417 11418 11419 11420 11421 11422 11423 11424 11425 11426 11427 11428 11429 11430 11431 11432 11433 11434 11435 11436 11437 11438 11439 11440 11441 11442 11443 11444 11445 11446 11447 11448 11449 11450 11451 11452 11453 11454 11455 11456 11457 11458 11459 11460 11461 11462 11463 11464 11465 11466 11467 11468 11469 11470 11471 11472 11473 11474 11475 11476 11477 11478 11479 11480 11481 11482 11483 11484 11485 11486 11487 11488 11489 11490 11491 11492 11493 11494 11495 11496 11497 11498 11499 11500 11501 11502 11503 11504 11505 11506 11507 11508 11509 11510 11511 11512 11513 11514 11515 11516 11517 11518 11519 11520 11521 11522 11523 11524 11525 11526 11527 11528 11529 11530 11531 11532 11533 11534 11535 11536 11537 11538 11539 11540 11541 11542 11543 11544 11545 11546 11547 11548 11549 11550 11551 11552 11553 11554 11555 11556 11557 11558 11559 11560 11561 11562 11563 11564 11565 11566 11567 11568 11569 11570 11571 11572 11573 11574 11575 11576 11577 11578 11579 11580 11581 11582 11583 11584 11585 11586 11587 11588 11589 11590 11591 11592 11593 11594 11595 11596 11597 11598 11599 11600 11601 11602 11603 11604 11605 11606 11607 11608 11609 11610 11611 11612 11613 11614 11615 11616 11617 11618 11619 11620 11621 11622 11623 11624 11625 11626 11627 11628 11629 11630 11631 11632 11633 11634 11635 11636 11637 11638 11639 11640 11641 11642 11643 11644 11645 11646 11647 11648 11649 11650 11651 11652 11653 11654 11655 11656 11657 11658 11659 11660 11661 11662 11663 11664 11665 11666 11667 11668 11669 11670 11671 11672 11673 11674 11675 11676 11677 11678 11679 11680 11681 11682 11683 11684 11685 11686 11687 11688 11689 11690 11691 11692 11693 11694 11695 11696 11697 11698 11699 11700 11701 11702 11703 11704 11705 11706 11707 11708 11709 11710 11711 11712 11713 11714 11715 11716 11717 11718 11719 11720 11721 11722 11723 11724 11725 11726 11727 11728 11729 11730 11731 11732 11733 11734 11735 11736 11737 11738 11739 11740 11741 11742 11743 11744 11745 11746 11747 11748 11749 11750 11751 11752 11753 11754 11755 11756 11757 11758 11759 11760 11761 11762 11763 11764 11765 11766 11767 11768 11769 11770 11771 11772 11773 11774 11775 11776 11777 11778 11779 11780 11781 11782 11783 11784 11785 11786 11787 11788 11789 11790 11791 11792 11793 11794 11795 11796 11797 11798 11799 11800 11801 11802 11803 11804 11805 11806 11807 11808 11809 11810 11811 11812 11813 11814 11815 11816 11817 11818 11819 11820 11821 11822 11823 11824 11825 11826 11827 11828 11829 11830 11831 11832 11833 11834 11835 11836 11837 11838 11839 11840 11841 11842 11843 11844 11845 11846 11847 11848 11849 11850 11851 11852 11853 11854 11855 11856 11857 11858 11859 11860 11861 11862 11863 11864 11865 11866 11867 11868 11869 11870 11871 11872 11873 11874 11875 11876 11877 11878 11879 11880 11881 11882 11883 11884 11885 11886 11887 11888 11889 11890 11891 11892 11893 11894 11895 11896 11897 11898 11899 11900 11901 11902 11903 11904 11905 11906 11907 11908 11909 11910 11911 11912 11913 11914 11915 11916 11917 11918 11919 11920 11921 11922 11923 11924 11925 11926 11927 11928 11929 11930 11931 11932 11933 11934 11935 11936 11937 11938 11939 11940 11941 11942 11943 11944 11945 11946 11947 11948 11949 11950 11951 11952 11953 11954 11955 11956 11957 11958 11959 11960 11961 11962 11963 11964 11965 11966 11967 11968 11969 11970 11971 11972 11973 11974 11975 11976 11977 11978 11979 11980 11981 11982 11983 11984 11985 11986 11987 11988 11989 11990 11991 11992 11993 11994 11995 11996 11997 11998 11999 12000 12001 12002 12003 12004 12005 12006 12007 12008 12009 12010 12011 12012 12013 12014 12015 12016 12017 12018 12019 12020 12021 12022 12023 12024 12025 12026 12027 12028 12029 12030 12031 12032 12033 12034 12035 12036 12037 12038 12039 12040 12041 12042 12043 12044 12045 12046 12047 12048 12049 12050 12051 12052 12053 12054 12055 12056 12057 12058 12059 12060 12061 12062 12063 12064 12065 12066 12067 12068 12069 12070 12071 12072 12073 12074 12075 12076 12077 12078 12079 12080 12081 12082 12083 12084 12085 12086 12087 12088 12089 12090 12091 12092 12093 12094 12095 12096 12097 12098 12099 12100 12101 12102 12103 12104 12105 12106 12107 12108 12109 12110 12111 12112 12113 12114 12115 12116 12117 12118 12119 12120 12121 12122 12123 12124 12125 12126 12127 12128 12129 12130 12131 12132 12133 12134 12135 12136 12137 12138 12139 12140 12141 12142 12143 12144 12145 12146 12147 12148 12149 12150 12151 12152 12153 12154 12155 12156 12157 12158 12159 12160 12161 12162 12163 12164 12165 12166 12167 12168 12169 12170 12171 12172 12173 12174 12175 12176 12177 12178 12179 12180 12181 12182 12183 12184 12185 12186 12187 12188 12189 12190 12191 12192 12193 12194 12195 12196 12197 12198 12199 12200 12201 12202 12203 12204 12205 12206 12207 12208 12209 12210 12211 12212 12213 12214 12215 12216 12217 12218 12219 12220 12221 12222 12223 12224 12225 12226 12227 12228 12229 12230 12231 12232 12233 12234 12235 12236 12237 12238 12239 12240 12241 12242 12243 12244 12245 12246 12247 12248 12249 12250 12251 12252 12253 12254 12255 12256 12257 12258 12259 12260 12261 12262 12263 12264 12265 12266 12267 12268 12269 12270 12271 12272 12273 12274 12275 12276 12277 12278 12279 12280 12281 12282 12283 12284 12285 12286 12287 12288 12289 12290 12291 12292 12293 12294 12295 12296 12297 12298 12299 12300 12301 12302 12303 12304 12305 12306 12307 12308 12309 12310 12311 12312 12313 12314 12315 12316 12317 12318 12319 12320 12321 12322 12323 12324 12325 12326 12327 12328 12329 12330 12331 12332 12333 12334 12335 12336 12337 12338 12339 12340 12341 12342 12343 12344 12345 12346 12347 12348 12349 12350 12351 12352 12353 12354 12355 12356 12357 12358 12359 12360 12361 12362 12363 12364 12365 12366 12367 12368 12369 12370 12371 12372 12373 12374 12375 12376 12377 12378 12379 12380 12381 12382 12383 12384 12385 12386 12387 12388 12389 12390 12391 12392 12393 12394 12395 12396 12397 12398 12399 12400 12401 12402 12403 12404 12405 12406 12407 12408 12409 12410 12411 12412 12413 12414 12415 12416 12417 12418 12419 12420 12421 12422 12423 12424 12425 12426 12427 12428 12429 12430 12431 12432 12433 12434 12435 12436 12437 12438 12439 12440 12441 12442 12443 12444 12445 12446 12447 12448 12449 12450 12451 12452 12453 12454 12455 12456 12457 12458 12459 12460 12461 12462 12463 12464 12465 12466 12467 12468 12469 12470 12471 12472 12473 12474 12475 12476 12477 12478 12479 12480 12481 12482 12483 12484 12485 12486 12487 12488 12489 12490 12491 12492 12493 12494 12495 12496 12497 12498 12499 12500 12501 12502 12503 12504 12505 12506 12507 12508 12509 12510 12511 12512 12513 12514 12515 12516 12517 12518 12519 12520 12521 12522 12523 12524 12525 12526 12527 12528 12529 12530 12531 12532 12533 12534 12535 12536 12537 12538 12539 12540 12541 12542 12543 12544 12545 12546 12547 12548 12549 12550 12551 12552 12553 12554 12555 12556 12557 12558 12559 12560 12561 12562 12563 12564 12565 12566 12567 12568 12569 12570 12571 12572 12573 12574 12575 12576 12577 12578 12579 12580 12581 12582 12583 12584 12585 12586 12587 12588 12589 12590 12591 12592 12593 12594 12595 12596 12597 12598 12599 12600 12601 12602 12603 12604 12605 12606 12607 12608 12609 12610 12611 12612 12613 12614 12615 12616 12617 12618 12619 12620 12621 12622 12623 12624 12625 12626 12627 12628 12629 12630 12631 12632 12633 12634 12635 12636 12637 12638 12639 12640 12641 12642 12643 12644 12645 12646 12647 12648 12649 12650 12651 12652 12653 12654 12655 12656 12657 12658 12659 12660 12661 12662 12663 12664 12665 12666 12667 12668 12669 12670 12671 12672 12673 12674 12675 12676 12677 12678 12679 12680 12681 12682 12683 12684 12685 12686 12687 12688 12689 12690 12691 12692 12693 12694 12695 12696 12697 12698 12699 12700 12701 12702 12703 12704 12705 12706 12707 12708 12709 12710 12711 12712 12713 12714 12715 12716 12717 12718 12719 12720 12721 12722 12723 12724 12725 12726 12727 12728 12729 12730 12731 12732 12733 12734 12735 12736 12737 12738 12739 12740 12741 12742 12743 12744 12745 12746 12747 12748 12749 12750 12751 12752 12753 12754 12755 12756 12757 12758 12759 12760 12761 12762 12763 12764 12765 12766 12767 12768 12769 12770 12771 12772 12773 12774 12775 12776 12777 12778 12779 12780 12781 12782 12783 12784 12785 12786 12787 12788 12789 12790 12791 12792 12793 12794 12795 12796 12797 12798 12799 12800 12801 12802 12803 12804 12805 12806 12807 12808 12809 12810 12811 12812 12813 12814 12815 12816 12817 12818 12819 12820 12821 12822 12823 12824 12825 12826 12827 12828 12829 12830 12831 12832 12833 12834 12835 12836 12837 12838 12839 12840 12841 12842 12843 12844 12845 12846 12847 12848 12849 12850 12851 12852 12853 12854 12855 12856 12857 12858 12859 12860 12861 12862 12863 12864 12865 12866 12867 12868 12869 12870 12871 12872 12873 12874 12875 12876 12877 12878 12879 12880 12881 12882 12883 12884 12885 12886 12887 12888 12889 12890 12891 12892 12893 12894 12895 12896 12897 12898 12899 12900 12901 12902 12903 12904 12905 12906 12907 12908 12909 12910 12911 12912 12913 12914 12915 12916 12917 12918 12919 12920 12921 12922 12923 12924 12925 12926 12927 12928 12929 12930 12931 12932 12933 12934 12935 12936 12937 12938 12939 12940 12941 12942 12943 12944 12945 12946 12947 12948 12949 12950 12951 12952 12953 12954 12955 12956 12957 12958 12959 12960 12961 12962 12963 12964 12965 12966 12967 12968 12969 12970 12971 12972 12973 12974 12975 12976 12977 12978 12979 12980 12981 12982 12983 12984 12985 12986 12987 12988 12989 12990 12991 12992 12993 12994 12995 12996 12997 12998 12999 13000 13001 13002 13003 13004 13005 13006 13007 13008 13009 13010 13011 13012 13013 13014 13015 13016 13017 13018 13019 13020 13021 13022 13023 13024 13025 13026 13027 13028 13029 13030 13031 13032 13033 13034 13035 13036 13037 13038 13039 13040 13041 13042 13043 13044 13045 13046 13047 13048 13049 13050 13051 13052 13053 13054 13055 13056 13057 13058 13059 13060 13061 13062 13063 13064 13065 13066 13067 13068 13069 13070 13071 13072 13073 13074 13075 13076 13077 13078 13079 13080 13081 13082 13083 13084 13085 13086 13087 13088 13089 13090 13091 13092 13093 13094 13095 13096 13097 13098 13099 13100 13101 13102 13103 13104 13105 13106 13107 13108 13109 13110 13111 13112 13113 13114 13115 13116 13117 13118 13119 13120 13121 13122 13123 13124 13125 13126 13127 13128 13129 13130 13131 13132 13133 13134 13135 13136 13137 13138 13139 13140 13141 13142 13143 13144 13145 13146 13147 13148 13149 13150 13151 13152 13153 13154 13155 13156 13157 13158 13159 13160 13161 13162 13163 13164 13165 13166 13167 13168 13169 13170 13171 13172 13173 13174 13175 13176 13177 13178 13179 13180 13181 13182 13183 13184 13185 13186 13187 13188 13189 13190 13191 13192 13193 13194 13195 13196 13197 13198 13199 13200 13201 13202 13203 13204 13205 13206 13207 13208 13209 13210 13211 13212 13213 13214 13215 13216 13217 13218 13219 13220 13221 13222 13223 13224 13225 13226 13227 13228 13229 13230 13231 13232 13233 13234 13235 13236 13237 13238 13239 13240 13241 13242 13243 13244 13245 13246 13247 13248 13249 13250 13251 13252 13253 13254 13255 13256 13257 13258 13259 13260 13261 13262 13263 13264 13265 13266 13267 13268 13269 13270 13271 13272 13273 13274 13275 13276 13277 13278 13279 13280 13281 13282 13283 13284 13285 13286 13287 13288 13289 13290 13291 13292 13293 13294 13295 13296 13297 13298 13299 13300 13301 13302 13303 13304 13305 13306 13307 13308 13309 13310 13311 13312 13313 13314 13315 13316 13317 13318 13319 13320 13321 13322 13323 13324 13325 13326 13327 13328 13329 13330 13331 13332 13333 13334 13335 13336 13337 13338 13339 13340 13341 13342 13343 13344 13345 13346 13347 13348 13349 13350 13351 13352 13353 13354 13355 13356 13357 13358 13359 13360 13361 13362 13363 13364 13365 13366 13367 13368 13369 13370 13371 13372 13373 13374 13375 13376 13377 13378 13379 13380 13381 13382 13383 13384 13385 13386 13387 13388 13389 13390 13391 13392 13393 13394 13395 13396 13397 13398 13399 13400 13401 13402 13403 13404 13405 13406 13407 13408 13409 13410 13411 13412 13413 13414 13415 13416 13417 13418 13419 13420 13421 13422 13423 13424 13425 13426 13427 13428 13429 13430 13431 13432 13433 13434 13435 13436 13437 13438 13439 13440 13441 13442 13443 13444 13445 13446 13447 13448 13449 13450 13451 13452 13453 13454 13455 13456 13457 13458 13459 13460 13461 13462 13463 13464 13465 13466 13467 13468 13469 13470 13471 13472 13473 13474 13475 13476 13477 13478 13479 13480 13481 13482 13483 13484 13485 13486 13487 13488 13489 13490 13491 13492 13493 13494 13495 13496 13497 13498 13499 13500 13501 13502 13503 13504 13505 13506 13507 13508 13509 13510 13511 13512 13513 13514 13515 13516 13517 13518 13519 13520 13521 13522 13523 13524 13525 13526 13527 13528 13529 13530 13531 13532 13533 13534 13535 13536 13537 13538 13539 13540 13541 13542 13543 13544 13545 13546 13547 13548 13549 13550 13551 13552 13553 13554 13555 13556 13557 13558 13559 13560 13561 13562 13563 13564 13565 13566 13567 13568 13569 13570 13571 13572 13573 13574 13575 13576 13577 13578 13579 13580 13581 13582 13583 13584 13585 13586 13587 13588 13589 13590 13591 13592 13593 13594 13595 13596 13597 13598 13599 13600 13601 13602 13603 13604 13605 13606 13607 13608 13609 13610 13611 13612 13613 13614 13615 13616 13617 13618 13619 13620 13621 13622 13623 13624 13625 13626 13627 13628 13629 13630 13631 13632 13633 13634 13635 13636 13637 13638 13639 13640 13641 13642 13643 13644 13645 13646 13647 13648 13649 13650 13651 13652 13653 13654 13655 13656 13657 13658 13659 13660 13661 13662 13663 13664 13665 13666 13667 13668 13669 13670 13671 13672 13673 13674 13675 13676 13677 13678 13679 13680 13681 13682 13683 13684 13685 13686 13687 13688 13689 13690 13691 13692 13693 13694 13695 13696 13697 13698 13699 13700 13701 13702 13703 13704 13705 13706 13707 13708 13709 13710 13711 13712 13713 13714 13715 13716 13717 13718 13719 13720 13721 13722 13723 13724 13725 13726 13727 13728 13729 13730 13731 13732 13733 13734 13735 13736 13737 13738 13739 13740 13741 13742 13743 13744 13745 13746 13747 13748 13749 13750 13751 13752 13753 13754 13755 13756 13757 13758 13759 13760 13761 13762 13763 13764 13765 13766 13767 13768 13769 13770 13771 13772 13773 13774 13775 13776 13777 13778 13779 13780 13781 13782 13783 13784 13785 13786 13787 13788 13789 13790 13791 13792 13793 13794 13795 13796 13797 13798 13799 13800 13801 13802 13803 13804 13805 13806 13807 13808 13809 13810 13811 13812 13813 13814 13815 13816 13817 13818 13819 13820 13821 13822 13823 13824 13825 13826 13827 13828 13829 13830 13831 13832 13833 13834 13835 13836 13837 13838 13839 13840 13841 13842 13843 13844 13845 13846 13847 13848 13849 13850 13851 13852 13853 13854 13855 13856 13857 13858 13859 13860 13861 13862 13863 13864 13865 13866 13867 13868 13869 13870 13871 13872 13873 13874 13875 13876 13877 13878 13879 13880 13881 13882 13883 13884 13885 13886 13887 13888 13889 13890 13891 13892 13893 13894 13895 13896 13897 13898 13899 13900 13901 13902 13903 13904 13905 13906 13907 13908 13909 13910 13911 13912 13913 13914 13915 13916 13917 13918 13919 13920 13921 13922 13923 13924 13925 13926 13927 13928 13929 13930 13931 13932 13933 13934 13935 13936 13937 13938 13939 13940 13941 13942 13943 13944 13945 13946 13947 13948 13949 13950 13951 13952 13953 13954 13955 13956 13957 13958 13959 13960 13961 13962 13963 13964 13965 13966 13967 13968 13969 13970 13971 13972 13973 13974 13975 13976 13977 13978 13979 13980 13981 13982 13983 13984 13985 13986 13987 13988 13989 13990 13991 13992 13993 13994 13995 13996 13997 13998 13999 14000 14001 14002 14003 14004 14005 14006 14007 14008 14009 14010 14011 14012 14013 14014 14015 14016 14017 14018 14019 14020 14021 14022 14023 14024 14025 14026 14027 14028 14029 14030 14031 14032 14033 14034 14035 14036 14037 14038 14039 14040 14041 14042 14043 14044 14045 14046 14047 14048 14049 14050 14051 14052 14053 14054 14055 14056 14057 14058 14059 14060 14061 14062 14063 14064 14065 14066 14067 14068 14069 14070 14071 14072 14073 14074 14075 14076 14077 14078 14079 14080 14081 14082 14083 14084 14085 14086 14087 14088 14089 14090 14091 14092 14093 14094 14095 14096 14097 14098 14099 14100 14101 14102 14103 14104 14105 14106 14107 14108 14109 14110 14111 14112 14113 14114 14115 14116 14117 14118 14119 14120 14121 14122 14123 14124 14125 14126 14127 14128 14129 14130 14131 14132 14133 14134 14135 14136 14137 14138 14139 14140 14141 14142 14143 14144 14145 14146 14147 14148 14149 14150 14151 14152 14153 14154 14155 14156 14157 14158 14159 14160 14161 14162 14163 14164 14165 14166 14167 14168 14169 14170 14171 14172 14173 14174 14175 14176 14177 14178 14179 14180 14181 14182 14183 14184 14185 14186 14187 14188 14189 14190 14191 14192 14193 14194 14195 14196 14197 14198 14199 14200 14201 14202 14203 14204 14205 14206 14207 14208 14209 14210 14211 14212 14213 14214 14215 14216 14217 14218 14219 14220 14221 14222 14223 14224 14225 14226 14227 14228 14229 14230 14231 14232 14233 14234 14235 14236 14237 14238 14239 14240 14241 14242 14243 14244 14245 14246 14247 14248 14249 14250 14251 14252 14253 14254 14255 14256 14257 14258 14259 14260 14261 14262 14263 14264 14265 14266 14267 14268 14269 14270 14271 14272 14273 14274 14275 14276 14277 14278 14279 14280 14281 14282 14283 14284 14285 14286 14287 14288 14289 14290 14291 14292 14293 14294 14295 14296 14297 14298 14299 14300 14301 14302 14303 14304 14305 14306 14307 14308 14309 14310 14311 14312 14313 14314 14315 14316 14317 14318 14319 14320 14321 14322 14323 14324 14325 14326 14327 14328 14329 14330 14331 14332 14333 14334 14335 14336 14337 14338 14339 14340 14341 14342 14343 14344 14345 14346 14347 14348 14349 14350 14351 14352 14353 14354 14355 14356 14357 14358 14359 14360 14361 14362 14363 14364 14365 14366 14367 14368 14369 14370 14371 14372 14373 14374 14375 14376 14377 14378 14379 14380 14381 14382 14383 14384 14385 14386 14387 14388 14389 14390 14391 14392 14393 14394 14395 14396 14397 14398 14399 14400 14401 14402 14403 14404 14405 14406 14407 14408 14409 14410 14411 14412 14413 14414 14415 14416 14417 14418 14419 14420 14421 14422 14423 14424 14425 14426 14427 14428 14429 14430 14431 14432 14433 14434 14435 14436 14437 14438 14439 14440 14441 14442 14443 14444 14445 14446 14447 14448 14449 14450 14451 14452 14453 14454 14455 14456 14457 14458 14459 14460 14461 14462 14463 14464 14465 14466 14467 14468 14469 14470 14471 14472 14473 14474 14475 14476 14477 14478 14479 14480 14481 14482 14483 14484 14485 14486 14487 14488 14489 14490 14491 14492 14493 14494 14495 14496 14497 14498 14499 14500 14501 14502 14503 14504 14505 14506 14507 14508 14509 14510 14511 14512 14513 14514 14515 14516 14517 14518 14519 14520 14521 14522 14523 14524 14525 14526 14527 14528 14529 14530 14531 14532 14533 14534 14535 14536 14537 14538 14539 14540 14541 14542 14543 14544 14545 14546 14547 14548 14549 14550 14551 14552 14553 14554 14555 14556 14557 14558 14559 14560 14561 14562 14563 14564 14565 14566 14567 14568 14569 14570 14571 14572 14573 14574 14575 14576 14577 14578 14579 14580 14581 14582 14583 14584 14585 14586 14587 14588 14589 14590 14591 14592 14593 14594 14595 14596 14597 14598 14599 14600 14601 14602 14603 14604 14605 14606 14607 14608 14609 14610 14611 14612 14613 14614 14615 14616 14617 14618 14619 14620 14621 14622 14623 14624 14625 14626 14627 14628 14629 14630 14631 14632 14633 14634 14635 14636 14637 14638 14639 14640 14641 14642 14643 14644 14645 14646 14647 14648 14649 14650 14651 14652 14653 14654 14655 14656 14657 14658 14659 14660 14661 14662 14663 14664 14665 14666 14667 14668 14669 14670 14671 14672 14673 14674 14675 14676 14677 14678 14679 14680 14681 14682 14683 14684 14685 14686 14687 14688 14689 14690 14691 14692 14693 14694 14695 14696 14697 14698 14699 14700 14701 14702 14703 14704 14705 14706 14707 14708 14709 14710 14711 14712 14713 14714 14715 14716 14717 14718 14719 14720 14721 14722 14723 14724 14725 14726 14727 14728 14729 14730 14731 14732 14733 14734 14735 14736 14737 14738 14739 14740 14741 14742 14743 14744 14745 14746 14747 14748 14749 14750 14751 14752 14753 14754 14755 14756 14757 14758 14759 14760 14761 14762 14763 14764 14765 14766 14767 14768 14769 14770 14771 14772 14773 14774 14775 14776 14777 14778 14779 14780 14781 14782 14783 14784 14785 14786 14787 14788 14789 14790 14791 14792 14793 14794 14795 14796 14797 14798 14799 14800 14801 14802 14803 14804 14805 14806 14807 14808 14809 14810 14811 14812 14813 14814 14815 14816 14817 14818 14819 14820 14821 14822 14823 14824 14825 14826 14827 14828 14829 14830 14831 14832 14833 14834 14835 14836 14837 14838 14839 14840 14841 14842 14843 14844 14845 14846 14847 14848 14849 14850 14851 14852 14853 14854 14855 14856 14857 14858 14859 14860 14861 14862 14863 14864 14865 14866 14867 14868 14869 14870 14871 14872 14873 14874 14875 14876 14877 14878 14879 14880 14881 14882 14883 14884 14885 14886 14887 14888 14889 14890 14891 14892 14893 14894 14895 14896 14897 14898 14899 14900 14901 14902 14903 14904 14905 14906 14907 14908 14909 14910 14911 14912 14913 14914 14915 14916 14917 14918 14919 14920 14921 14922 14923 14924 14925 14926 14927 14928 14929 14930 14931 14932 14933 14934 14935 14936 14937 14938 14939 14940 14941 14942 14943 14944 14945 14946 14947 14948 14949 14950 14951 14952 14953 14954 14955 14956 14957 14958 14959 14960 14961 14962 14963 14964 14965 14966 14967 14968 14969 14970 14971 14972 14973 14974 14975 14976 14977 14978 14979 14980 14981 14982 14983 14984 14985 14986 14987 14988 14989 14990 14991 14992 14993 14994 14995 14996 14997 14998 14999 15000 15001 15002 15003 15004 15005 15006 15007 15008 15009 15010 15011 15012 15013 15014 15015 15016 15017 15018 15019 15020 15021 15022 15023 15024 15025 15026 15027 15028 15029 15030 15031 15032 15033 15034 15035 15036 15037 15038 15039 15040 15041 15042 15043 15044 15045 15046 15047 15048 15049 15050 15051 15052 15053 15054 15055 15056 15057 15058 15059 15060 15061 15062 15063 15064 15065 15066 15067 15068 15069 15070 15071 15072 15073 15074 15075 15076 15077 15078 15079 15080 15081 15082 15083 15084 15085 15086 15087 15088 15089 15090 15091 15092 15093 15094 15095 15096 15097 15098 15099 15100 15101 15102 15103 15104 15105 15106 15107 15108 15109 15110 15111 15112 15113 15114 15115 15116 15117 15118 15119 15120 15121 15122 15123 15124 15125 15126 15127 15128 15129 15130 15131 15132 15133 15134 15135 15136 15137 15138 15139 15140 15141 15142 15143 15144 15145 15146 15147 15148 15149 15150 15151 15152 15153 15154 15155 15156 15157 15158 15159 15160 15161 15162 15163 15164 15165 15166 15167 15168 15169 15170 15171 15172 15173 15174 15175 15176 15177 15178 15179 15180 15181 15182 15183 15184 15185 15186 15187 15188 15189 15190 15191 15192 15193 15194 15195 15196 15197 15198 15199 15200 15201 15202 15203 15204 15205 15206 15207 15208 15209 15210 15211 15212 15213 15214 15215 15216 15217 15218 15219 15220 15221 15222 15223 15224 15225 15226 15227 15228 15229 15230 15231 15232 15233 15234 15235 15236 15237 15238 15239 15240 15241 15242 15243 15244 15245 15246 15247 15248 15249 15250 15251 15252 15253 15254 15255 15256 15257 15258 15259 15260 15261 15262 15263 15264 15265 15266 15267 15268 15269 15270 15271 15272 15273 15274 15275 15276 15277 15278 15279 15280 15281 15282 15283 15284 15285 15286 15287 15288 15289 15290 15291 15292 15293 15294 15295 15296 15297 15298 15299 15300 15301 15302 15303 15304 15305 15306 15307 15308 15309 15310 15311 15312 15313 15314 15315 15316 15317 15318 15319 15320 15321 15322 15323 15324 15325 15326 15327 15328 15329 15330 15331 15332 15333 15334 15335 15336 15337 15338 15339 15340 15341 15342 15343 15344 15345 15346 15347 15348 15349 15350 15351 15352 15353 15354 15355 15356 15357 15358 15359 15360 15361 15362 15363 15364 15365 15366 15367 15368 15369 15370 15371 15372 15373 15374 15375 15376 15377 15378 15379 15380 15381 15382 15383 15384 15385 15386 15387 15388 15389 15390 15391 15392 15393 15394 15395 15396 15397 15398 15399 15400 15401 15402 15403 15404 15405 15406 15407 15408 15409 15410 15411 15412 15413 15414 15415 15416 15417 15418 15419 15420 15421 15422 15423 15424 15425 15426 15427 15428 15429 15430 15431 15432 15433 15434 15435 15436 15437 15438 15439 15440 15441 15442 15443 15444 15445 15446 15447 15448 15449 15450 15451 15452 15453 15454 15455 15456 15457 15458 15459 15460 15461 15462 15463 15464 15465 15466 15467 15468 15469 15470 15471 15472 15473 15474 15475 15476 15477 15478 15479 15480 15481 15482 15483 15484 15485 15486 15487 15488 15489 15490 15491 15492 15493 15494 15495 15496 15497 15498 15499 15500 15501 15502 15503 15504 15505 15506 15507 15508 15509 15510 15511 15512 15513 15514 15515 15516 15517 15518 15519 15520 15521 15522 15523 15524 15525 15526 15527 15528 15529 15530 15531 15532 15533 15534 15535 15536 15537 15538 15539 15540 15541 15542 15543 15544 15545 15546 15547 | /* $Id: advansys.c,v 1.50 1998/05/08 23:39:15 bobf Exp bobf $ */ #define ASC_VERSION "3.1E" /* AdvanSys Driver Version */ /* * advansys.c - Linux Host Driver for AdvanSys SCSI Adapters * * Copyright (c) 1995-1998 Advanced System Products, Inc. * All Rights Reserved. * * Redistribution and use in source and binary forms, with or without * modification, are permitted provided that redistributions of source * code retain the above copyright notice and this comment without * modification. * * There is an AdvanSys Linux WWW page at: * http://www.advansys.com/linux.html * * The latest version of the AdvanSys driver is available at: * ftp://ftp.advansys.com/pub/linux/linux.tgz * * Please send questions, comments, bug reports to: * bobf@advansys.com (Bob Frey) */ /* Documentation for the AdvanSys Driver A. Linux Kernel Testing B. Adapters Supported by this Driver C. Linux v1.2.X - Directions for Adding the AdvanSys Driver D. Linux v1.3.1 - v1.3.57 - Directions for Adding the AdvanSys Driver E. Linux v1.3.58 and Newer - Upgrading the AdvanSys Driver F. Source Comments G. Driver Compile Time Options and Debugging H. Driver LILO Option I. Release History J. Known Problems or Issues K. Credits L. AdvanSys Contact Information A. Linux Kernel Testing This driver has been tested in the following Linux kernels: v1.2.13, v1.3.57, v2.0.33, v2.1.77. These kernel versions are major releases of Linux or the latest Linux kernel versions available when this version of the driver was released. The driver should also work in earlier versions of the Linux kernel. Beginning with v1.3.58 the AdvanSys driver is included with all Linux kernels. Please refer to sections C, D, and E for instructions on adding or upgrading the AdvanSys driver. B. Adapters Supported by this Driver AdvanSys (Advanced System Products, Inc.) manufactures the following RISC-based, Bus-Mastering, Fast (10 Mhz) and Ultra (20 Mhz) Narrow (8-bit transfer) SCSI Host Adapters for the ISA, EISA, VL, and PCI buses and RISC-based, Bus-Mastering, Ultra (20 Mhz) Wide (16-bit transfer) SCSI Host Adapters for the PCI bus. The CDB counts below indicate the number of SCSI CDB (Command Descriptor Block) requests that can be stored in the RISC chip cache and board LRAM. A CDB is a single SCSI command. The driver detect routine will display the number of CDBs available for each adapter detected. The number of CDBs used by the driver can be lowered in the BIOS by changing the 'Host Queue Size' adapter setting. Connectivity Products: ABP510/5150 - Bus-Master ISA (240 CDB) (Footnote 1) ABP5140 - Bus-Master ISA PnP (16 CDB) (Footnote 1, 3) ABP5142 - Bus-Master ISA PnP with floppy (16 CDB) (Footnote 4) ABP920 - Bus-Master PCI (16 CDB) ABP930 - Bus-Master PCI (16 CDB) (Footnote 5) ABP930U - Bus-Master PCI Ultra (16 CDB) ABP930UA - Bus-Master PCI Ultra (16 CDB) ABP960 - Bus-Master PCI MAC/PC (16 CDB) (Footnote 2) ABP960U - Bus-Master PCI MAC/PC Ultra (16 CDB) (Footnote 2) Single Channel Products: ABP542 - Bus-Master ISA with floppy (240 CDB) ABP742 - Bus-Master EISA (240 CDB) ABP842 - Bus-Master VL (240 CDB) ABP940 - Bus-Master PCI (240 CDB) ABP940U - Bus-Master PCI Ultra (240 CDB) ABP970 - Bus-Master PCI MAC/PC (240 CDB) ABP970U - Bus-Master PCI MAC/PC Ultra (240 CDB) ABP940UW - Bus-Master PCI Ultra-Wide (240 CDB) Multi Channel Products: ABP752 - Dual Channel Bus-Master EISA (240 CDB Per Channel) ABP852 - Dual Channel Bus-Master VL (240 CDB Per Channel) ABP950 - Dual Channel Bus-Master PCI (240 CDB Per Channel) ABP980 - Four Channel Bus-Master PCI (240 CDB Per Channel) ABP980U - Four Channel Bus-Master PCI Ultra (240 CDB Per Channel) Footnotes: 1. This board has been shipped by HP with the 4020i CD-R drive. The board has no BIOS so it cannot control a boot device, but it can control any secondary SCSI device. 2. This board has been sold by Iomega as a Jaz Jet PCI adapter. 3. This board has been sold by SIIG as the i540 SpeedMaster. 4. This board has been sold by SIIG as the i542 SpeedMaster. 5. This board has been sold by SIIG as the Fast SCSI Pro PCI. C. Linux v1.2.X - Directions for Adding the AdvanSys Driver These directions apply to v1.2.13. For versions that follow v1.2.13. but precede v1.3.57 some of the changes for Linux v1.3.X listed below may need to be modified or included. A patch is available for v1.2.13 from the AdvanSys WWW and FTP sites. There are two source files: advansys.h and advansys.c. Copy both of these files to the directory /usr/src/linux/drivers/scsi. 1. Add the following line to /usr/src/linux/arch/i386/config.in after "comment 'SCSI low-level drivers'": bool 'AdvanSys SCSI support' CONFIG_SCSI_ADVANSYS y 2. Add the following lines to /usr/src/linux/drivers/scsi/hosts.c after "#include "hosts.h"": #ifdef CONFIG_SCSI_ADVANSYS #include "advansys.h" #endif and after "static Scsi_Host_Template builtin_scsi_hosts[] =": #ifdef CONFIG_SCSI_ADVANSYS ADVANSYS, #endif 3. Add the following lines to /usr/src/linux/drivers/scsi/Makefile: ifdef CONFIG_SCSI_ADVANSYS SCSI_SRCS := $(SCSI_SRCS) advansys.c SCSI_OBJS := $(SCSI_OBJS) advansys.o else SCSI_MODULE_OBJS := $(SCSI_MODULE_OBJS) advansys.o endif 4. (Optional) If you would like to enable the LILO command line and /etc/lilo.conf 'advansys' option, make the following changes. This option can be used to disable I/O port scanning or to limit I/O port scanning to specific addresses. Refer to the 'Driver LILO Option' section below. Add the following lines to /usr/src/linux/init/main.c in the prototype section: extern void advansys_setup(char *str, int *ints); and add the following lines to the bootsetups[] array. #ifdef CONFIG_SCSI_ADVANSYS { "advansys=", advansys_setup }, #endif 5. If you have the HP 4020i CD-R driver and Linux v1.2.X you should add a fix to the CD-ROM target driver. This fix will allow you to mount CDs with the iso9660 file system. Linux v1.3.X already has this fix. In the file /usr/src/linux/drivers/scsi/sr.c and function get_sectorsize() after the line: if(scsi_CDs[i].sector_size == 0) scsi_CDs[i].sector_size = 2048; add the following line: if(scsi_CDs[i].sector_size == 2340) scsi_CDs[i].sector_size = 2048; 6. In the directory /usr/src/linux run 'make config' to configure the AdvanSys driver, then run 'make vmlinux' or 'make zlilo' to make the kernel. If the AdvanSys driver is not configured, then a loadable module can be built by running 'make modules' and 'make modules_install'. Use 'insmod' and 'rmmod' to install and remove advansys.o. D. Linux v1.3.1 - v1.3.57 - Directions for Adding the AdvanSys Driver These directions apply to v1.3.57. For versions that precede v1.3.57 some of these changes may need to be modified or eliminated. A patch is available for v1.3.57 from the AdvanSys WWW and FTP sites. Beginning with v1.3.58 this driver is included with the Linux distribution eliminating the need for making any changes. There are two source files: advansys.h and advansys.c. Copy both of these files to the directory /usr/src/linux/drivers/scsi. 1. Add the following line to /usr/src/linux/drivers/scsi/Config.in after "comment 'SCSI low-level drivers'": dep_tristate 'AdvanSys SCSI support' CONFIG_SCSI_ADVANSYS $CONFIG_SCSI 2. Add the following lines to /usr/src/linux/drivers/scsi/hosts.c after "#include "hosts.h"": #ifdef CONFIG_SCSI_ADVANSYS #include "advansys.h" #endif and after "static Scsi_Host_Template builtin_scsi_hosts[] =": #ifdef CONFIG_SCSI_ADVANSYS ADVANSYS, #endif 3. Add the following lines to /usr/src/linux/drivers/scsi/Makefile: ifeq ($(CONFIG_SCSI_ADVANSYS),y) L_OBJS += advansys.o else ifeq ($(CONFIG_SCSI_ADVANSYS),m) M_OBJS += advansys.o endif endif 4. Add the following line to /usr/src/linux/include/linux/proc_fs.h in the enum scsi_directory_inos array: PROC_SCSI_ADVANSYS, 5. (Optional) If you would like to enable the LILO command line and /etc/lilo.conf 'advansys' option, make the following changes. This option can be used to disable I/O port scanning or to limit I/O port scanning to specific addresses. Refer to the 'Driver LILO Option' section below. Add the following lines to /usr/src/linux/init/main.c in the prototype section: extern void advansys_setup(char *str, int *ints); and add the following lines to the bootsetups[] array. #ifdef CONFIG_SCSI_ADVANSYS { "advansys=", advansys_setup }, #endif 6. In the directory /usr/src/linux run 'make config' to configure the AdvanSys driver, then run 'make vmlinux' or 'make zlilo' to make the kernel. If the AdvanSys driver is not configured, then a loadable module can be built by running 'make modules' and 'make modules_install'. Use 'insmod' and 'rmmod' to install and remove advansys.o. E. Linux v1.3.58 and Newer - Upgrading the AdvanSys Driver To upgrade the AdvanSys driver in a Linux v1.3.58 and newer kernel, first check the version of the current driver. The version is defined by the manifest constant ASC_VERSION at the beginning of advansys.c. The new driver should have a ASC_VERSION value greater than the current version. To install the new driver rename advansys.c and advansys.h in the Linux kernel source tree drivers/scsi directory to different names or save them to a different directory in case you want to revert to the old version of the driver. After the old driver is saved copy the new advansys.c and advansys.h to drivers/scsi, rebuild the kernel, and install the new kernel. No other changes are needed. F. Source Comments 1. Use tab stops set to 4 for the source files. For vi use 'se tabstops=4'. 2. This driver should be maintained in multiple files. But to make it easier to include with Linux and to follow Linux conventions, the whole driver is maintained in the source files advansys.h and advansys.c. In this file logical sections of the driver begin with a comment that contains '---'. The following are the logical sections of the driver below. --- Linux Version --- Linux Include Files --- Driver Options --- Debugging Header --- Asc Library Constants and Macros --- Adv Library Constants and Macros --- Driver Constants and Macros --- Driver Structures --- Driver Data --- Driver Function Prototypes --- Linux 'Scsi_Host_Template' and advansys_setup() Functions --- Loadable Driver Support --- Miscellaneous Driver Functions --- Functions Required by the Asc Library --- Functions Required by the Adv Library --- Tracing and Debugging Functions --- Asc Library Functions --- Adv Library Functions 3. The string 'XXX' is used to flag code that needs to be re-written or that contains a problem that needs to be addressed. 4. I have stripped comments from and reformatted the source for the Asc Library and Adv Library to reduce the size of this file. This source can be found under the following headings. The Asc Library is used to support Narrow Boards. The Adv Library is used to support Wide Boards. --- Asc Library Constants and Macros --- Adv Library Constants and Macros --- Asc Library Functions --- Adv Library Functions G. Driver Compile Time Options and Debugging In this source file the following constants can be defined. They are defined in the source below. Both of these options are enabled by default. 1. ADVANSYS_ASSERT - Enable driver assertions (Def: Enabled) Enabling this option adds assertion logic statements to the driver. If an assertion fails a message will be displayed to the console, but the system will continue to operate. Any assertions encountered should be reported to the person responsible for the driver. Assertion statements may proactively detect problems with the driver and facilitate fixing these problems. Enabling assertions will add a small overhead to the execution of the driver. 2. ADVANSYS_DEBUG - Enable driver debugging (Def: Disabled) Enabling this option adds tracing functions to the driver and the ability to set a driver tracing level at boot time. This option will also export symbols not required outside the driver to the kernel name space. This option is very useful for debugging the driver, but it will add to the size of the driver execution image and add overhead to the execution of the driver. The amount of debugging output can be controlled with the global variable 'asc_dbglvl'. The higher the number the more output. By default the debug level is 0. If the driver is loaded at boot time and the LILO Driver Option is included in the system, the debug level can be changed by specifying a 5th (ASC_NUM_IOPORT_PROBE + 1) I/O Port. The first three hex digits of the pseudo I/O Port must be set to 'deb' and the fourth hex digit specifies the debug level: 0 - F. The following command line will look for an adapter at 0x330 and set the debug level to 2. linux advansys=0x330,0,0,0,0xdeb2 If the driver is built as a loadable module this variable can be defined when the driver is loaded. The following insmod command will set the debug level to one. insmod advansys.o asc_dbglvl=1 Debugging Message Levels: 0: Errors Only 1: High-Level Tracing 2-N: Verbose Tracing I don't know the approved way for turning on printk()s to the console. Here's a program I use to do this. Debug output is logged in /var/adm/messages. main() { syscall(103, 7, 0, 0); } I found that increasing LOG_BUF_LEN to 40960 in kernel/printk.c prevents most level 1 debug messages from being lost. 3. ADVANSYS_STATS - Enable statistics (Def: Enabled >= v1.3.0) Enabling this option adds statistics collection and display through /proc to the driver. The information is useful for monitoring driver and device performance. It will add to the size of the driver execution image and add minor overhead to the execution of the driver. Statistics are maintained on a per adapter basis. Driver entry point call counts and transfer size counts are maintained. Statistics are only available for kernels greater than or equal to v1.3.0 with the CONFIG_PROC_FS (/proc) file system configured. AdvanSys SCSI adapter files have the following path name format: /proc/scsi/advansys/[0-(ASC_NUM_BOARD_SUPPORTED-1)] This information can be displayed with cat. For example: cat /proc/scsi/advansys/0 When ADVANSYS_STATS is not defined the AdvanSys /proc files only contain adapter and device configuration information. H. Driver LILO Option If init/main.c is modified as described in the 'Directions for Adding the AdvanSys Driver to Linux' section (B.4.) above, the driver will recognize the 'advansys' LILO command line and /etc/lilo.conf option. This option can be used to either disable I/O port scanning or to limit scanning to 1 - 4 I/O ports. Regardless of the option setting EISA and PCI boards will still be searched for and detected. This option only affects searching for ISA and VL boards. Examples: 1. Eliminate I/O port scanning: boot: linux advansys= or boot: linux advansys=0x0 2. Limit I/O port scanning to one I/O port: boot: linux advansys=0x110 3. Limit I/O port scanning to four I/O ports: boot: linux advansys=0x110,0x210,0x230,0x330 For a loadable module the same effect can be achieved by setting the 'asc_iopflag' variable and 'asc_ioport' array when loading the driver, e.g. insmod advansys.o asc_iopflag=1 asc_ioport=0x110,0x330 If ADVANSYS_DEBUG is defined a 5th (ASC_NUM_IOPORT_PROBE + 1) I/O Port may be added to specify the driver debug level. Refer to the 'Driver Compile Time Options and Debugging' section above for more information. I. Release History BETA-1.0 (12/23/95): First Release BETA-1.1 (12/28/95): 1. Prevent advansys_detect() from being called twice. 2. Add LILO 0xdeb[0-f] option to set 'asc_dbglvl'. 1.2 (1/12/96): 1. Prevent re-entrancy in the interrupt handler which resulted in the driver hanging Linux. 2. Fix problem that prevented ABP-940 cards from being recognized on some PCI motherboards. 3. Add support for the ABP-5140 PnP ISA card. 4. Fix check condition return status. 5. Add conditionally compiled code for Linux v1.3.X. 1.3 (2/23/96): 1. Fix problem in advansys_biosparam() that resulted in the wrong drive geometry being returned for drives > 1GB with extended translation enabled. 2. Add additional tracing during device initialization. 3. Change code that only applies to ISA PnP adapter. 4. Eliminate 'make dep' warning. 5. Try to fix problem with handling resets by increasing their timeout value. 1.4 (5/8/96): 1. Change definitions to eliminate conflicts with other subsystems. 2. Add versioning code for the shared interrupt changes. 3. Eliminate problem in asc_rmqueue() with iterating after removing a request. 4. Remove reset request loop problem from the "Known Problems or Issues" section. This problem was isolated and fixed in the mid-level SCSI driver. 1.5 (8/8/96): 1. Add support for ABP-940U (PCI Ultra) adapter. 2. Add support for IRQ sharing by setting the SA_SHIRQ flag for request_irq and supplying a dev_id pointer to both request_irq() and free_irq(). 3. In AscSearchIOPortAddr11() restore a call to check_region() which should be used before I/O port probing. 4. Fix bug in asc_prt_hex() which resulted in the displaying the wrong data. 5. Incorporate miscellaneous Asc Library bug fixes and new microcode. 6. Change driver versioning to be specific to each Linux sub-level. 7. Change statistics gathering to be per adapter instead of global to the driver. 8. Add more information and statistics to the adapter /proc file: /proc/scsi/advansys[0...]. 9. Remove 'cmd_per_lun' from the "Known Problems or Issues" list. This problem has been addressed with the SCSI mid-level changes made in v1.3.89. The advansys_select_queue_depths() function was added for the v1.3.89 changes. 1.6 (9/10/96): 1. Incorporate miscellaneous Asc Library bug fixes and new microcode. 1.7 (9/25/96): 1. Enable clustering and optimize the setting of the maximum number of scatter gather elements for any particular board. Clustering increases CPU utilization, but results in a relatively larger increase in I/O throughput. 2. Improve the performance of the request queuing functions by adding a last pointer to the queue structure. 3. Correct problems with reset and abort request handling that could have hung or crashed Linux. 4. Add more information to the adapter /proc file: /proc/scsi/advansys[0...]. 5. Remove the request timeout issue form the driver issues list. 6. Miscellaneous documentation additions and changes. 1.8 (10/4/96): 1. Make changes to handle the new v2.1.0 kernel memory mapping in which a kernel virtual address may not be equivalent to its bus or DMA memory address. 2. Change abort and reset request handling to make it yet even more robust. 3. Try to mitigate request starvation by sending ordered requests to heavily loaded, tag queuing enabled devices. 4. Maintain statistics on request response time. 5. Add request response time statistics and other information to the adapter /proc file: /proc/scsi/advansys[0...]. 1.9 (10/21/96): 1. Add conditionally compiled code (ASC_QUEUE_FLOW_CONTROL) to make use of mid-level SCSI driver device queue depth flow control mechanism. This will eliminate aborts caused by a device being unable to keep up with requests and eliminate repeat busy or QUEUE FULL status returned by a device. 2. Incorporate miscellaneous Asc Library bug fixes. 3. To allow the driver to work in kernels with broken module support set 'cmd_per_lun' if the driver is compiled as a module. This change affects kernels v1.3.89 to present. 4. Remove PCI BIOS address from the driver banner. The PCI BIOS is relocated by the motherboard BIOS and its new address can not be determined by the driver. 5. Add mid-level SCSI queue depth information to the adapter /proc file: /proc/scsi/advansys[0...]. 2.0 (11/14/96): 1. Change allocation of global structures used for device initialization to guarantee they are in DMA-able memory. Previously when the driver was loaded as a module these structures might not have been in DMA-able memory, causing device initialization to fail. 2.1 (12/30/96): 1. In advansys_reset(), if the request is a synchronous reset request, even if the request serial number has changed, then complete the request. 2. Add Asc Library bug fixes including new microcode. 3. Clear inquiry buffer before using it. 4. Correct ifdef typo. 2.2 (1/15/97): 1. Add Asc Library bug fixes including new microcode. 2. Add synchronous data transfer rate information to the adapter /proc file: /proc/scsi/advansys[0...]. 3. Change ADVANSYS_DEBUG to be disabled by default. This will reduce the size of the driver image, eliminate execution overhead, and remove unneeded symbols from the kernel symbol space that were previously added by the driver. 4. Add new compile-time option ADVANSYS_ASSERT for assertion code that used to be defined within ADVANSYS_DEBUG. This option is enabled by default. 2.8 (5/26/97): 1. Change version number to 2.8 to synchronize the Linux driver version numbering with other AdvanSys drivers. 2. Reformat source files without tabs to present the same view of the file to everyone regardless of the editor tab setting being used. 3. Add Asc Library bug fixes. 3.1A (1/8/98): 1. Change version number to 3.1 to indicate that support for Ultra-Wide adapters (ABP-940UW) is included in this release. 2. Add Asc Library (Narrow Board) bug fixes. 3. Report an underrun condition with the host status byte set to DID_UNDERRUN. Currently DID_UNDERRUN is defined to 0 which causes the underrun condition to be ignored. When Linux defines its own DID_UNDERRUN the constant defined in this file can be removed. 4. Add patch to AscWaitTixISRDone(). 5. Add support for up to 16 different AdvanSys host adapter SCSI channels in one system. This allows four cards with four channels to be used in one system. 3.1B (1/9/98): 1. Handle that PCI register base addresses are not always page aligned even though ioremap() requires that the address argument be page aligned. 3.1C (1/10/98): 1. Update latest BIOS version checked for from the /proc file. 2. Don't set microcode SDTR variable at initialization. Instead wait until device capabilities have been detected from an Inquiry command. 3.1D (1/21/98): 1. Improve performance when the driver is compiled as module by allowing up to 64 scatter-gather elements instead of 8. 3.1E (5/1/98): 1. Set time delay in AscWaitTixISRDone() to 1000 ms. 2. Include SMP locking changes. 3. For v2.1.93 and newer kernels use CONFIG_PCI and new PCI BIOS access functions. 4. Update board serial number printing. 5. Try allocating an IRQ both with and without the SA_INTERRUPT flag set to allow IRQ sharing with drivers that do not set the SA_INTERRUPT flag. Also display a more descriptive error message if request_irq() fails. 5. Update to latest Asc and Adv Libraries. J. Known Problems or Issues 1. Remove conditional constants (ASC_QUEUE_FLOW_CONTROL) around the queue depth flow control code when mid-level SCSI changes are included in Linux. K. Credits Nathan Hartwell <mage@cdc3.cdc.net> provided the directions and basis for the Linux v1.3.X changes which were included in the 1.2 release. Thomas E Zerucha <zerucha@shell.portal.com> pointed out a bug in advansys_biosparam() which was fixed in the 1.3 release. Erik Ratcliffe <erik@caldera.com> has done testing of the AdvanSys driver in the Caldera releases. Rik van Riel <H.H.vanRiel@fys.ruu.nl> provided a patch to AscWaitTixISRDone() which he found necessary to make the driver work with a SCSI-1 disk. Mark Moran <mmoran@mmoran.com> has helped test Ultra-Wide support in the 3.1A driver. L. AdvanSys Contact Information Mail: Advanced System Products, Inc. 1150 Ringwood Court San Jose, CA 95131 Operator: 1-408-383-9400 FAX: 1-408-383-9612 Tech Support: 1-800-525-7440/1-408-467-2930 BBS: 1-408-383-9540 (14400,N,8,1) Interactive FAX: 1-408-383-9753 Customer Direct Sales: 1-800-525-7443/1-408-383-5777 Tech Support E-Mail: support@advansys.com FTP Site: ftp.advansys.com (login: anonymous) Web Site: http://www.advansys.com */ /* * --- Linux Version */ /* Convert Linux Version, Patch-level, Sub-level to LINUX_VERSION_CODE. */ #define ASC_LINUX_VERSION(V, P, S) (((V) * 65536) + ((P) * 256) + (S)) #ifndef LINUX_VERSION_CODE #include <linux/version.h> #endif /* LINUX_VERSION_CODE */ /* * --- Linux Include Files */ #include <linux/config.h> #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) #ifdef MODULE #include <linux/module.h> #endif /* MODULE */ #endif /* version >= v1.3.0 */ #include <linux/string.h> #include <linux/sched.h> #include <linux/kernel.h> #include <linux/head.h> #include <linux/types.h> #include <linux/ioport.h> #include <linux/delay.h> #include <linux/malloc.h> #include <linux/mm.h> #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) #include <linux/proc_fs.h> #endif /* version >= v1.3.0 */ #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(2,1,23) #include <linux/init.h> #endif /* version >= v2.1.23 */ #include <asm/io.h> #include <asm/system.h> #include <asm/dma.h> #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,0) #include "../block/blk.h" #else /* version >= v1.3.0 */ #include <linux/blk.h> #include <linux/stat.h> #endif /* version >= v1.3.0 */ #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(2,1,95) #include <asm/spinlock.h> #endif /* version >= 2.1.95 */ #include "scsi.h" #include "hosts.h" #include "sd.h" #include "advansys.h" #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(2,1,93) #ifdef CONFIG_PCI #include <linux/pci.h> #endif /* CONFIG_PCI */ #else /* version < v2.1.93 */ /* * For earlier than v2.1.93 the driver has its own PCI configuration. * If PCI is not needed in a kernel before v2.1.93 this define can be * turned-off to make the driver object smaller. */ #define ASC_CONFIG_PCI #endif /* version < v2.1.93 */ /* * If Linux eventually defines a DID_UNDERRUN, the constant here can be * removed. The current value of zero for DID_UNDERRUN results in underrun * conditions being ignored. */ #define DID_UNDERRUN 0 /* * --- Driver Options */ /* Enable driver assertions. */ #define ADVANSYS_ASSERT /* Enable driver tracing. */ /* #define ADVANSYS_DEBUG */ /* * Because of no /proc to display them, statistics are disabled * for versions prior to v1.3.0. */ #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,0) #undef ADVANSYS_STATS /* Disable statistics */ #else /* version >= v1.3.0 */ #define ADVANSYS_STATS /* Enable statistics. */ #endif /* version >= v1.3.0 */ /* * --- Debugging Header */ #ifdef ADVANSYS_DEBUG #define STATIC #else /* ADVANSYS_DEBUG */ #define STATIC static #endif /* ADVANSYS_DEBUG */ /* * --- Asc Library Constants and Macros */ #define ASC_LIB_VERSION_MAJOR 1 #define ASC_LIB_VERSION_MINOR 22 #define ASC_LIB_SERIAL_NUMBER 113 typedef unsigned char uchar; #ifndef NULL #define NULL (0) #endif #ifndef TRUE #define TRUE (1) #endif #ifndef FALSE #define FALSE (0) #endif #define REG register #define rchar REG __s8 #define rshort REG __s16 #define rint REG __s32 #define rlong REG __s32 #define ruchar REG __u8 #define rushort REG __u16 #define ruint REG __u32 #define rulong REG __u32 #define NULLPTR (void *)0 #define FNULLPTR (void *)0UL #define EOF (-1) #define EOS '\0' #define ERR (-1) #define UB_ERR (uchar)(0xFF) #define UW_ERR (uint)(0xFFFF) #define UL_ERR (ulong)(0xFFFFFFFFUL) #define iseven_word(val) ((((uint)val) & (uint)0x0001) == 0) #define isodd_word(val) ((((uint)val) & (uint)0x0001) != 0) #define toeven_word(val) (((uint)val) & (uint)0xFFFE) #define biton(val, bits) (((uint)(val >> bits) & (uint)0x0001) != 0) #define bitoff(val, bits) (((uint)(val >> bits) & (uint)0x0001) == 0) #define lbiton(val, bits) (((ulong)(val >> bits) & (ulong)0x00000001UL) != 0) #define lbitoff(val, bits) (((ulong)(val >> bits) & (ulong)0x00000001UL) == 0) #define absh(val) ((val) < 0 ? -(val) : (val)) #define swapbyte(ch) ((((ch) << 4) | ((ch) >> 4))) #ifndef GBYTE #define GBYTE (0x40000000UL) #endif #ifndef MBYTE #define MBYTE (0x100000UL) #endif #ifndef KBYTE #define KBYTE (0x400) #endif #define HI_BYTE(x) (*((__u8 *)(&x)+1)) #define LO_BYTE(x) (*((__u8 *)&x)) #define HI_WORD(x) (*((__u16 *)(&x)+1)) #define LO_WORD(x) (*((__u16 *)&x)) #ifndef MAKEWORD #define MAKEWORD(lo, hi) ((__u16) (((__u16) lo) | ((__u16) hi << 8))) #endif #ifndef MAKELONG #define MAKELONG(lo, hi) ((__u32) (((__u32) lo) | ((__u32) hi << 16))) #endif #define SwapWords(dWord) ((__u32) ((dWord >> 16) | (dWord << 16))) #define SwapBytes(word) ((__u16) ((word >> 8) | (word << 8))) #define BigToLittle(dWord) ((__u32) (SwapWords(MAKELONG(SwapBytes(LO_WORD(dWord)), SwapBytes(HI_WORD(dWord)))))) #define LittleToBig(dWord) BigToLittle(dWord) #define AscPCIConfigVendorIDRegister 0x0000 #define AscPCIConfigDeviceIDRegister 0x0002 #define AscPCIConfigCommandRegister 0x0004 #define AscPCIConfigStatusRegister 0x0006 #define AscPCIConfigRevisionIDRegister 0x0008 #define AscPCIConfigCacheSize 0x000C #define AscPCIConfigLatencyTimer 0x000D #define AscPCIIOBaseRegister 0x0010 #define AscPCICmdRegBits_IOMemBusMaster 0x0007 #define ASC_PCI_ID2BUS(id) ((id) & 0xFF) #define ASC_PCI_ID2DEV(id) (((id) >> 11) & 0x1F) #define ASC_PCI_ID2FUNC(id) (((id) >> 8) & 0x7) #define ASC_PCI_MKID(bus, dev, func) ((((dev) & 0x1F) << 11) | (((func) & 0x7) << 8) | ((bus) & 0xFF)) #define ASC_PCI_VENDORID 0x10CD #define ASC_PCI_DEVICEID_1200A 0x1100 #define ASC_PCI_DEVICEID_1200B 0x1200 #define ASC_PCI_DEVICEID_ULTRA 0x1300 #define ASC_PCI_REVISION_3150 0x02 #define ASC_PCI_REVISION_3050 0x03 #define ASC_DVCLIB_CALL_DONE (1) #define ASC_DVCLIB_CALL_FAILED (0) #define ASC_DVCLIB_CALL_ERROR (-1) #define PortAddr unsigned short /* port address size */ #define Ptr2Func ulong #define inp(port) inb(port) #define inpw(port) inw(port) #define inpl(port) inl(port) #define outp(port, byte) outb((byte), (port)) #define outpw(port, word) outw((word), (port)) #define outpl(port, long) outl((long), (port)) #define ASC_MAX_SG_QUEUE 7 #define ASC_MAX_SG_LIST SG_ALL #define ASC_CS_TYPE unsigned short #ifndef asc_ptr_type #define asc_ptr_type #endif #ifndef ASC_GET_PTR2FUNC #define ASC_GET_PTR2FUNC(fun) (Ptr2Func)(fun) #endif #define FLIP_BYTE_NIBBLE(x) (((x<<4)& 0xFF) | (x>>4)) #define ASC_IS_ISA (0x0001) #define ASC_IS_ISAPNP (0x0081) #define ASC_IS_EISA (0x0002) #define ASC_IS_PCI (0x0004) #define ASC_IS_PCI_ULTRA (0x0104) #define ASC_IS_PCMCIA (0x0008) #define ASC_IS_MCA (0x0020) #define ASC_IS_VL (0x0040) #define ASC_ISA_PNP_PORT_ADDR (0x279) #define ASC_ISA_PNP_PORT_WRITE (ASC_ISA_PNP_PORT_ADDR+0x800) #define ASC_IS_WIDESCSI_16 (0x0100) #define ASC_IS_WIDESCSI_32 (0x0200) #define ASC_IS_BIG_ENDIAN (0x8000) #define ASC_CHIP_MIN_VER_VL (0x01) #define ASC_CHIP_MAX_VER_VL (0x07) #define ASC_CHIP_MIN_VER_PCI (0x09) #define ASC_CHIP_MAX_VER_PCI (0x0F) #define ASC_CHIP_VER_PCI_BIT (0x08) #define ASC_CHIP_MIN_VER_ISA (0x11) #define ASC_CHIP_MIN_VER_ISA_PNP (0x21) #define ASC_CHIP_MAX_VER_ISA (0x27) #define ASC_CHIP_VER_ISA_BIT (0x30) #define ASC_CHIP_VER_ISAPNP_BIT (0x20) #define ASC_CHIP_VER_ASYN_BUG (0x21) #define ASC_CHIP_VER_PCI 0x08 #define ASC_CHIP_VER_PCI_ULTRA_3150 (ASC_CHIP_VER_PCI | 0x02) #define ASC_CHIP_VER_PCI_ULTRA_3050 (ASC_CHIP_VER_PCI | 0x03) #define ASC_CHIP_MIN_VER_EISA (0x41) #define ASC_CHIP_MAX_VER_EISA (0x47) #define ASC_CHIP_VER_EISA_BIT (0x40) #define ASC_CHIP_LATEST_VER_EISA ((ASC_CHIP_MIN_VER_EISA - 1) + 3) #define ASC_MAX_LIB_SUPPORTED_ISA_CHIP_VER 0x21 #define ASC_MAX_LIB_SUPPORTED_PCI_CHIP_VER 0x0A #define ASC_MAX_VL_DMA_ADDR (0x07FFFFFFL) #define ASC_MAX_VL_DMA_COUNT (0x07FFFFFFL) #define ASC_MAX_PCI_DMA_ADDR (0xFFFFFFFFL) #define ASC_MAX_PCI_DMA_COUNT (0xFFFFFFFFL) #define ASC_MAX_ISA_DMA_ADDR (0x00FFFFFFL) #define ASC_MAX_ISA_DMA_COUNT (0x00FFFFFFL) #define ASC_MAX_EISA_DMA_ADDR (0x07FFFFFFL) #define ASC_MAX_EISA_DMA_COUNT (0x07FFFFFFL) #ifndef inpw_noswap #define inpw_noswap(port) inpw(port) #endif #ifndef outpw_noswap #define outpw_noswap(port, data) outpw(port, data) #endif #define ASC_SCSI_ID_BITS 3 #define ASC_SCSI_TIX_TYPE uchar #define ASC_ALL_DEVICE_BIT_SET 0xFF #ifdef ASC_WIDESCSI_16 #undef ASC_SCSI_ID_BITS #define ASC_SCSI_ID_BITS 4 #define ASC_ALL_DEVICE_BIT_SET 0xFFFF #endif #ifdef ASC_WIDESCSI_32 #undef ASC_SCSI_ID_BITS #define ASC_SCSI_ID_BITS 5 #define ASC_ALL_DEVICE_BIT_SET 0xFFFFFFFFL #endif #if ASC_SCSI_ID_BITS == 3 #define ASC_SCSI_BIT_ID_TYPE uchar #define ASC_MAX_TID 7 #define ASC_MAX_LUN 7 #define ASC_SCSI_WIDTH_BIT_SET 0xFF #elif ASC_SCSI_ID_BITS == 4 #define ASC_SCSI_BIT_ID_TYPE ushort #define ASC_MAX_TID 15 #define ASC_MAX_LUN 7 #define ASC_SCSI_WIDTH_BIT_SET 0xFFFF #elif ASC_SCSI_ID_BITS == 5 #define ASC_SCSI_BIT_ID_TYPE ulong #define ASC_MAX_TID 31 #define ASC_MAX_LUN 7 #define ASC_SCSI_WIDTH_BIT_SET 0xFFFFFFFF #else #error ASC_SCSI_ID_BITS definition is wrong #endif #define ASC_MAX_SENSE_LEN 32 #define ASC_MIN_SENSE_LEN 14 #define ASC_MAX_CDB_LEN 12 #define ASC_SCSI_RESET_HOLD_TIME_US 60 #define SCSICMD_TestUnitReady 0x00 #define SCSICMD_Rewind 0x01 #define SCSICMD_Rezero 0x01 #define SCSICMD_RequestSense 0x03 #define SCSICMD_Format 0x04 #define SCSICMD_FormatUnit 0x04 #define SCSICMD_Read6 0x08 #define SCSICMD_Write6 0x0A #define SCSICMD_Seek6 0x0B #define SCSICMD_Inquiry 0x12 #define SCSICMD_Verify6 0x13 #define SCSICMD_ModeSelect6 0x15 #define SCSICMD_ModeSense6 0x1A #define SCSICMD_StartStopUnit 0x1B #define SCSICMD_LoadUnloadTape 0x1B #define SCSICMD_ReadCapacity 0x25 #define SCSICMD_Read10 0x28 #define SCSICMD_Write10 0x2A #define SCSICMD_Seek10 0x2B #define SCSICMD_Erase10 0x2C #define SCSICMD_WriteAndVerify10 0x2E #define SCSICMD_Verify10 0x2F #define SCSICMD_WriteBuffer 0x3B #define SCSICMD_ReadBuffer 0x3C #define SCSICMD_ReadLong 0x3E #define SCSICMD_WriteLong 0x3F #define SCSICMD_ReadTOC 0x43 #define SCSICMD_ReadHeader 0x44 #define SCSICMD_ModeSelect10 0x55 #define SCSICMD_ModeSense10 0x5A #define SCSI_TYPE_DASD 0x00 #define SCSI_TYPE_SASD 0x01 #define SCSI_TYPE_PRN 0x02 #define SCSI_TYPE_PROC 0x03 #define SCSI_TYPE_WORM 0x04 #define SCSI_TYPE_CDROM 0x05 #define SCSI_TYPE_SCANNER 0x06 #define SCSI_TYPE_OPTMEM 0x07 #define SCSI_TYPE_MED_CHG 0x08 #define SCSI_TYPE_COMM 0x09 #define SCSI_TYPE_UNKNOWN 0x1F #define SCSI_TYPE_NO_DVC 0xFF #define ASC_SCSIDIR_NOCHK 0x00 #define ASC_SCSIDIR_T2H 0x08 #define ASC_SCSIDIR_H2T 0x10 #define ASC_SCSIDIR_NODATA 0x18 #define SCSI_SENKEY_NO_SENSE 0x00 #define SCSI_SENKEY_UNDEFINED 0x01 #define SCSI_SENKEY_NOT_READY 0x02 #define SCSI_SENKEY_MEDIUM_ERR 0x03 #define SCSI_SENKEY_HW_ERR 0x04 #define SCSI_SENKEY_ILLEGAL 0x05 #define SCSI_SENKEY_ATTENTION 0x06 #define SCSI_SENKEY_PROTECTED 0x07 #define SCSI_SENKEY_BLANK 0x08 #define SCSI_SENKEY_V_UNIQUE 0x09 #define SCSI_SENKEY_CPY_ABORT 0x0A #define SCSI_SENKEY_ABORT 0x0B #define SCSI_SENKEY_EQUAL 0x0C #define SCSI_SENKEY_VOL_OVERFLOW 0x0D #define SCSI_SENKEY_MISCOMP 0x0E #define SCSI_SENKEY_RESERVED 0x0F #define SCSI_ASC_NOMEDIA 0x3A #define ASC_SRB_HOST(x) ((uchar)((uchar)(x) >> 4)) #define ASC_SRB_TID(x) ((uchar)((uchar)(x) & (uchar)0x0F)) #define ASC_SRB_LUN(x) ((uchar)((uint)(x) >> 13)) #define PUT_CDB1(x) ((uchar)((uint)(x) >> 8)) #define SS_GOOD 0x00 #define SS_CHK_CONDITION 0x02 #define SS_CONDITION_MET 0x04 #define SS_TARGET_BUSY 0x08 #define SS_INTERMID 0x10 #define SS_INTERMID_COND_MET 0x14 #define SS_RSERV_CONFLICT 0x18 #define SS_CMD_TERMINATED 0x22 #define SS_QUEUE_FULL 0x28 #define MS_CMD_DONE 0x00 #define MS_EXTEND 0x01 #define MS_SDTR_LEN 0x03 #define MS_SDTR_CODE 0x01 #define MS_WDTR_LEN 0x02 #define MS_WDTR_CODE 0x03 #define MS_MDP_LEN 0x05 #define MS_MDP_CODE 0x00 #define M1_SAVE_DATA_PTR 0x02 #define M1_RESTORE_PTRS 0x03 #define M1_DISCONNECT 0x04 #define M1_INIT_DETECTED_ERR 0x05 #define M1_ABORT 0x06 #define M1_MSG_REJECT 0x07 #define M1_NO_OP 0x08 #define M1_MSG_PARITY_ERR 0x09 #define M1_LINK_CMD_DONE 0x0A #define M1_LINK_CMD_DONE_WFLAG 0x0B #define M1_BUS_DVC_RESET 0x0C #define M1_ABORT_TAG 0x0D #define M1_CLR_QUEUE 0x0E #define M1_INIT_RECOVERY 0x0F #define M1_RELEASE_RECOVERY 0x10 #define M1_KILL_IO_PROC 0x11 #define M2_QTAG_MSG_SIMPLE 0x20 #define M2_QTAG_MSG_HEAD 0x21 #define M2_QTAG_MSG_ORDERED 0x22 #define M2_IGNORE_WIDE_RESIDUE 0x23 typedef struct { uchar peri_dvc_type:5; uchar peri_qualifier:3; } ASC_SCSI_INQ0; typedef struct { uchar dvc_type_modifier:7; uchar rmb:1; } ASC_SCSI_INQ1; typedef struct { uchar ansi_apr_ver:3; uchar ecma_ver:3; uchar iso_ver:2; } ASC_SCSI_INQ2; typedef struct { uchar rsp_data_fmt:4; uchar res:2; uchar TemIOP:1; uchar aenc:1; } ASC_SCSI_INQ3; typedef struct { uchar StfRe:1; uchar CmdQue:1; uchar Reserved:1; uchar Linked:1; uchar Sync:1; uchar WBus16:1; uchar WBus32:1; uchar RelAdr:1; } ASC_SCSI_INQ7; typedef struct { ASC_SCSI_INQ0 byte0; ASC_SCSI_INQ1 byte1; ASC_SCSI_INQ2 byte2; ASC_SCSI_INQ3 byte3; uchar add_len; uchar res1; uchar res2; ASC_SCSI_INQ7 byte7; uchar vendor_id[8]; uchar product_id[16]; uchar product_rev_level[4]; } ASC_SCSI_INQUIRY; typedef struct asc_req_sense { uchar err_code:7; uchar info_valid:1; uchar segment_no; uchar sense_key:4; uchar reserved_bit:1; uchar sense_ILI:1; uchar sense_EOM:1; uchar file_mark:1; uchar info1[4]; uchar add_sense_len; uchar cmd_sp_info[4]; uchar asc; uchar ascq; uchar fruc; uchar sks_byte0:7; uchar sks_valid:1; uchar sks_bytes[2]; uchar notused[2]; uchar ex_sense_code; uchar info2[4]; } ASC_REQ_SENSE; #define ASC_SG_LIST_PER_Q 7 #define QS_FREE 0x00 #define QS_READY 0x01 #define QS_DISC1 0x02 #define QS_DISC2 0x04 #define QS_BUSY 0x08 #define QS_ABORTED 0x40 #define QS_DONE 0x80 #define QC_NO_CALLBACK 0x01 #define QC_SG_SWAP_QUEUE 0x02 #define QC_SG_HEAD 0x04 #define QC_DATA_IN 0x08 #define QC_DATA_OUT 0x10 #define QC_URGENT 0x20 #define QC_MSG_OUT 0x40 #define QC_REQ_SENSE 0x80 #define QCSG_SG_XFER_LIST 0x02 #define QCSG_SG_XFER_MORE 0x04 #define QCSG_SG_XFER_END 0x08 #define QD_IN_PROGRESS 0x00 #define QD_NO_ERROR 0x01 #define QD_ABORTED_BY_HOST 0x02 #define QD_WITH_ERROR 0x04 #define QD_INVALID_REQUEST 0x80 #define QD_INVALID_HOST_NUM 0x81 #define QD_INVALID_DEVICE 0x82 #define QD_ERR_INTERNAL 0xFF #define QHSTA_NO_ERROR 0x00 #define QHSTA_M_SEL_TIMEOUT 0x11 #define QHSTA_M_DATA_OVER_RUN 0x12 #define QHSTA_M_DATA_UNDER_RUN 0x12 #define QHSTA_M_UNEXPECTED_BUS_FREE 0x13 #define QHSTA_M_BAD_BUS_PHASE_SEQ 0x14 #define QHSTA_D_QDONE_SG_LIST_CORRUPTED 0x21 #define QHSTA_D_ASC_DVC_ERROR_CODE_SET 0x22 #define QHSTA_D_HOST_ABORT_FAILED 0x23 #define QHSTA_D_EXE_SCSI_Q_FAILED 0x24 #define QHSTA_D_EXE_SCSI_Q_BUSY_TIMEOUT 0x25 #define QHSTA_D_ASPI_NO_BUF_POOL 0x26 #define QHSTA_M_WTM_TIMEOUT 0x41 #define QHSTA_M_BAD_CMPL_STATUS_IN 0x42 #define QHSTA_M_NO_AUTO_REQ_SENSE 0x43 #define QHSTA_M_AUTO_REQ_SENSE_FAIL 0x44 #define QHSTA_M_TARGET_STATUS_BUSY 0x45 #define QHSTA_M_BAD_TAG_CODE 0x46 #define QHSTA_M_BAD_QUEUE_FULL_OR_BUSY 0x47 #define QHSTA_M_HUNG_REQ_SCSI_BUS_RESET 0x48 #define QHSTA_D_LRAM_CMP_ERROR 0x81 #define QHSTA_M_MICRO_CODE_ERROR_HALT 0xA1 #define ASC_FLAG_SCSIQ_REQ 0x01 #define ASC_FLAG_BIOS_SCSIQ_REQ 0x02 #define ASC_FLAG_BIOS_ASYNC_IO 0x04 #define ASC_FLAG_SRB_LINEAR_ADDR 0x08 #define ASC_FLAG_WIN16 0x10 #define ASC_FLAG_WIN32 0x20 #define ASC_FLAG_ISA_OVER_16MB 0x40 #define ASC_FLAG_DOS_VM_CALLBACK 0x80 #define ASC_TAG_FLAG_EXTRA_BYTES 0x10 #define ASC_TAG_FLAG_DISABLE_DISCONNECT 0x04 #define ASC_TAG_FLAG_DISABLE_ASYN_USE_SYN_FIX 0x08 #define ASC_TAG_FLAG_DISABLE_CHK_COND_INT_HOST 0x40 #define ASC_SCSIQ_CPY_BEG 4 #define ASC_SCSIQ_SGHD_CPY_BEG 2 #define ASC_SCSIQ_B_FWD 0 #define ASC_SCSIQ_B_BWD 1 #define ASC_SCSIQ_B_STATUS 2 #define ASC_SCSIQ_B_QNO 3 #define ASC_SCSIQ_B_CNTL 4 #define ASC_SCSIQ_B_SG_QUEUE_CNT 5 #define ASC_SCSIQ_D_DATA_ADDR 8 #define ASC_SCSIQ_D_DATA_CNT 12 #define ASC_SCSIQ_B_SENSE_LEN 20 #define ASC_SCSIQ_DONE_INFO_BEG 22 #define ASC_SCSIQ_D_SRBPTR 22 #define ASC_SCSIQ_B_TARGET_IX 26 #define ASC_SCSIQ_B_CDB_LEN 28 #define ASC_SCSIQ_B_TAG_CODE 29 #define ASC_SCSIQ_W_VM_ID 30 #define ASC_SCSIQ_DONE_STATUS 32 #define ASC_SCSIQ_HOST_STATUS 33 #define ASC_SCSIQ_SCSI_STATUS 34 #define ASC_SCSIQ_CDB_BEG 36 #define ASC_SCSIQ_DW_REMAIN_XFER_ADDR 56 #define ASC_SCSIQ_DW_REMAIN_XFER_CNT 60 #define ASC_SCSIQ_B_SG_WK_QP 49 #define ASC_SCSIQ_B_SG_WK_IX 50 #define ASC_SCSIQ_W_REQ_COUNT 52 #define ASC_SCSIQ_B_LIST_CNT 6 #define ASC_SCSIQ_B_CUR_LIST_CNT 7 #define ASC_SGQ_B_SG_CNTL 4 #define ASC_SGQ_B_SG_HEAD_QP 5 #define ASC_SGQ_B_SG_LIST_CNT 6 #define ASC_SGQ_B_SG_CUR_LIST_CNT 7 #define ASC_SGQ_LIST_BEG 8 #define ASC_DEF_SCSI1_QNG 4 #define ASC_MAX_SCSI1_QNG 4 #define ASC_DEF_SCSI2_QNG 16 #define ASC_MAX_SCSI2_QNG 32 #define ASC_TAG_CODE_MASK 0x23 #define ASC_STOP_REQ_RISC_STOP 0x01 #define ASC_STOP_ACK_RISC_STOP 0x03 #define ASC_STOP_CLEAN_UP_BUSY_Q 0x10 #define ASC_STOP_CLEAN_UP_DISC_Q 0x20 #define ASC_STOP_HOST_REQ_RISC_HALT 0x40 #define ASC_TIDLUN_TO_IX(tid, lun) (ASC_SCSI_TIX_TYPE)((tid) + ((lun)<<ASC_SCSI_ID_BITS)) #define ASC_TID_TO_TARGET_ID(tid) (ASC_SCSI_BIT_ID_TYPE)(0x01 << (tid)) #define ASC_TIX_TO_TARGET_ID(tix) (0x01 << ((tix) & ASC_MAX_TID)) #define ASC_TIX_TO_TID(tix) ((tix) & ASC_MAX_TID) #define ASC_TID_TO_TIX(tid) ((tid) & ASC_MAX_TID) #define ASC_TIX_TO_LUN(tix) (((tix) >> ASC_SCSI_ID_BITS) & ASC_MAX_LUN) #define ASC_QNO_TO_QADDR(q_no) ((ASC_QADR_BEG)+((int)(q_no) << 6)) typedef struct asc_scisq_1 { uchar status; uchar q_no; uchar cntl; uchar sg_queue_cnt; uchar target_id; uchar target_lun; ulong data_addr; ulong data_cnt; ulong sense_addr; uchar sense_len; uchar extra_bytes; } ASC_SCSIQ_1; typedef struct asc_scisq_2 { ulong srb_ptr; uchar target_ix; uchar flag; uchar cdb_len; uchar tag_code; ushort vm_id; } ASC_SCSIQ_2; typedef struct asc_scsiq_3 { uchar done_stat; uchar host_stat; uchar scsi_stat; uchar scsi_msg; } ASC_SCSIQ_3; typedef struct asc_scsiq_4 { uchar cdb[ASC_MAX_CDB_LEN]; uchar y_first_sg_list_qp; uchar y_working_sg_qp; uchar y_working_sg_ix; uchar y_res; ushort x_req_count; ushort x_reconnect_rtn; ulong x_saved_data_addr; ulong x_saved_data_cnt; } ASC_SCSIQ_4; typedef struct asc_q_done_info { ASC_SCSIQ_2 d2; ASC_SCSIQ_3 d3; uchar q_status; uchar q_no; uchar cntl; uchar sense_len; uchar extra_bytes; uchar res; ulong remain_bytes; } ASC_QDONE_INFO; typedef struct asc_sg_list { ulong addr; ulong bytes; } ASC_SG_LIST; typedef struct asc_sg_head { ushort entry_cnt; ushort queue_cnt; ushort entry_to_copy; ushort res; ASC_SG_LIST sg_list[ASC_MAX_SG_LIST]; } ASC_SG_HEAD; #define ASC_MIN_SG_LIST 2 typedef struct asc_min_sg_head { ushort entry_cnt; ushort queue_cnt; ushort entry_to_copy; ushort res; ASC_SG_LIST sg_list[ASC_MIN_SG_LIST]; } ASC_MIN_SG_HEAD; #define QCX_SORT (0x0001) #define QCX_COALEASE (0x0002) typedef struct asc_scsi_q { ASC_SCSIQ_1 q1; ASC_SCSIQ_2 q2; uchar *cdbptr; ASC_SG_HEAD *sg_head; } ASC_SCSI_Q; typedef struct asc_scsi_req_q { ASC_SCSIQ_1 r1; ASC_SCSIQ_2 r2; uchar *cdbptr; ASC_SG_HEAD *sg_head; uchar *sense_ptr; ASC_SCSIQ_3 r3; uchar cdb[ASC_MAX_CDB_LEN]; uchar sense[ASC_MIN_SENSE_LEN]; } ASC_SCSI_REQ_Q; typedef struct asc_scsi_bios_req_q { ASC_SCSIQ_1 r1; ASC_SCSIQ_2 r2; uchar *cdbptr; ASC_SG_HEAD *sg_head; uchar *sense_ptr; ASC_SCSIQ_3 r3; uchar cdb[ASC_MAX_CDB_LEN]; uchar sense[ASC_MIN_SENSE_LEN]; } ASC_SCSI_BIOS_REQ_Q; typedef struct asc_risc_q { uchar fwd; uchar bwd; ASC_SCSIQ_1 i1; ASC_SCSIQ_2 i2; ASC_SCSIQ_3 i3; ASC_SCSIQ_4 i4; } ASC_RISC_Q; typedef struct asc_sg_list_q { uchar seq_no; uchar q_no; uchar cntl; uchar sg_head_qp; uchar sg_list_cnt; uchar sg_cur_list_cnt; } ASC_SG_LIST_Q; typedef struct asc_risc_sg_list_q { uchar fwd; uchar bwd; ASC_SG_LIST_Q sg; ASC_SG_LIST sg_list[7]; } ASC_RISC_SG_LIST_Q; #define ASC_EXE_SCSI_IO_MAX_IDLE_LOOP 0x1000000UL #define ASC_EXE_SCSI_IO_MAX_WAIT_LOOP 1024 #define ASCQ_ERR_NO_ERROR 0 #define ASCQ_ERR_IO_NOT_FOUND 1 #define ASCQ_ERR_LOCAL_MEM 2 #define ASCQ_ERR_CHKSUM 3 #define ASCQ_ERR_START_CHIP 4 #define ASCQ_ERR_INT_TARGET_ID 5 #define ASCQ_ERR_INT_LOCAL_MEM 6 #define ASCQ_ERR_HALT_RISC 7 #define ASCQ_ERR_GET_ASPI_ENTRY 8 #define ASCQ_ERR_CLOSE_ASPI 9 #define ASCQ_ERR_HOST_INQUIRY 0x0A #define ASCQ_ERR_SAVED_SRB_BAD 0x0B #define ASCQ_ERR_QCNTL_SG_LIST 0x0C #define ASCQ_ERR_Q_STATUS 0x0D #define ASCQ_ERR_WR_SCSIQ 0x0E #define ASCQ_ERR_PC_ADDR 0x0F #define ASCQ_ERR_SYN_OFFSET 0x10 #define ASCQ_ERR_SYN_XFER_TIME 0x11 #define ASCQ_ERR_LOCK_DMA 0x12 #define ASCQ_ERR_UNLOCK_DMA 0x13 #define ASCQ_ERR_VDS_CHK_INSTALL 0x14 #define ASCQ_ERR_MICRO_CODE_HALT 0x15 #define ASCQ_ERR_SET_LRAM_ADDR 0x16 #define ASCQ_ERR_CUR_QNG 0x17 #define ASCQ_ERR_SG_Q_LINKS 0x18 #define ASCQ_ERR_SCSIQ_PTR 0x19 #define ASCQ_ERR_ISR_RE_ENTRY 0x1A #define ASCQ_ERR_CRITICAL_RE_ENTRY 0x1B #define ASCQ_ERR_ISR_ON_CRITICAL 0x1C #define ASCQ_ERR_SG_LIST_ODD_ADDRESS 0x1D #define ASCQ_ERR_XFER_ADDRESS_TOO_BIG 0x1E #define ASCQ_ERR_SCSIQ_NULL_PTR 0x1F #define ASCQ_ERR_SCSIQ_BAD_NEXT_PTR 0x20 #define ASCQ_ERR_GET_NUM_OF_FREE_Q 0x21 #define ASCQ_ERR_SEND_SCSI_Q 0x22 #define ASCQ_ERR_HOST_REQ_RISC_HALT 0x23 #define ASCQ_ERR_RESET_SDTR 0x24 #define ASC_WARN_NO_ERROR 0x0000 #define ASC_WARN_IO_PORT_ROTATE 0x0001 #define ASC_WARN_EEPROM_CHKSUM 0x0002 #define ASC_WARN_IRQ_MODIFIED 0x0004 #define ASC_WARN_AUTO_CONFIG 0x0008 #define ASC_WARN_CMD_QNG_CONFLICT 0x0010 #define ASC_WARN_EEPROM_RECOVER 0x0020 #define ASC_WARN_CFG_MSW_RECOVER 0x0040 #define ASC_WARN_SET_PCI_CONFIG_SPACE 0x0080 #define ASC_IERR_WRITE_EEPROM 0x0001 #define ASC_IERR_MCODE_CHKSUM 0x0002 #define ASC_IERR_SET_PC_ADDR 0x0004 #define ASC_IERR_START_STOP_CHIP 0x0008 #define ASC_IERR_IRQ_NO 0x0010 #define ASC_IERR_SET_IRQ_NO 0x0020 #define ASC_IERR_CHIP_VERSION 0x0040 #define ASC_IERR_SET_SCSI_ID 0x0080 #define ASC_IERR_GET_PHY_ADDR 0x0100 #define ASC_IERR_BAD_SIGNATURE 0x0200 #define ASC_IERR_NO_BUS_TYPE 0x0400 #define ASC_IERR_SCAM 0x0800 #define ASC_IERR_SET_SDTR 0x1000 #define ASC_IERR_RW_LRAM 0x8000 #define ASC_DEF_IRQ_NO 10 #define ASC_MAX_IRQ_NO 15 #define ASC_MIN_IRQ_NO 10 #define ASC_MIN_REMAIN_Q (0x02) #define ASC_DEF_MAX_TOTAL_QNG (0xF0) #define ASC_MIN_TAG_Q_PER_DVC (0x04) #define ASC_DEF_TAG_Q_PER_DVC (0x04) #define ASC_MIN_FREE_Q ASC_MIN_REMAIN_Q #define ASC_MIN_TOTAL_QNG ((ASC_MAX_SG_QUEUE)+(ASC_MIN_FREE_Q)) #define ASC_MAX_TOTAL_QNG 240 #define ASC_MAX_PCI_ULTRA_INRAM_TOTAL_QNG 16 #define ASC_MAX_PCI_ULTRA_INRAM_TAG_QNG 8 #define ASC_MAX_PCI_INRAM_TOTAL_QNG 20 #define ASC_MAX_INRAM_TAG_QNG 16 #define ASC_IOADR_TABLE_MAX_IX 11 #define ASC_IOADR_GAP 0x10 #define ASC_SEARCH_IOP_GAP 0x10 #define ASC_MIN_IOP_ADDR (PortAddr)0x0100 #define ASC_MAX_IOP_ADDR (PortAddr)0x3F0 #define ASC_IOADR_1 (PortAddr)0x0110 #define ASC_IOADR_2 (PortAddr)0x0130 #define ASC_IOADR_3 (PortAddr)0x0150 #define ASC_IOADR_4 (PortAddr)0x0190 #define ASC_IOADR_5 (PortAddr)0x0210 #define ASC_IOADR_6 (PortAddr)0x0230 #define ASC_IOADR_7 (PortAddr)0x0250 #define ASC_IOADR_8 (PortAddr)0x0330 #define ASC_IOADR_DEF ASC_IOADR_8 #define ASC_LIB_SCSIQ_WK_SP 256 #define ASC_MAX_SYN_XFER_NO 16 #define ASC_SYN_MAX_OFFSET 0x0F #define ASC_DEF_SDTR_OFFSET 0x0F #define ASC_DEF_SDTR_INDEX 0x00 #define ASC_SDTR_ULTRA_PCI_10MB_INDEX 0x02 #define SYN_XFER_NS_0 25 #define SYN_XFER_NS_1 30 #define SYN_XFER_NS_2 35 #define SYN_XFER_NS_3 40 #define SYN_XFER_NS_4 50 #define SYN_XFER_NS_5 60 #define SYN_XFER_NS_6 70 #define SYN_XFER_NS_7 85 #define SYN_ULTRA_XFER_NS_0 12 #define SYN_ULTRA_XFER_NS_1 19 #define SYN_ULTRA_XFER_NS_2 25 #define SYN_ULTRA_XFER_NS_3 32 #define SYN_ULTRA_XFER_NS_4 38 #define SYN_ULTRA_XFER_NS_5 44 #define SYN_ULTRA_XFER_NS_6 50 #define SYN_ULTRA_XFER_NS_7 57 #define SYN_ULTRA_XFER_NS_8 63 #define SYN_ULTRA_XFER_NS_9 69 #define SYN_ULTRA_XFER_NS_10 75 #define SYN_ULTRA_XFER_NS_11 82 #define SYN_ULTRA_XFER_NS_12 88 #define SYN_ULTRA_XFER_NS_13 94 #define SYN_ULTRA_XFER_NS_14 100 #define SYN_ULTRA_XFER_NS_15 107 typedef struct ext_msg { uchar msg_type; uchar msg_len; uchar msg_req; union { struct { uchar sdtr_xfer_period; uchar sdtr_req_ack_offset; } sdtr; struct { uchar wdtr_width; } wdtr; struct { uchar mdp_b3; uchar mdp_b2; uchar mdp_b1; uchar mdp_b0; } mdp; } u_ext_msg; uchar res; } EXT_MSG; #define xfer_period u_ext_msg.sdtr.sdtr_xfer_period #define req_ack_offset u_ext_msg.sdtr.sdtr_req_ack_offset #define wdtr_width u_ext_msg.wdtr.wdtr_width #define mdp_b3 u_ext_msg.mdp_b3 #define mdp_b2 u_ext_msg.mdp_b2 #define mdp_b1 u_ext_msg.mdp_b1 #define mdp_b0 u_ext_msg.mdp_b0 typedef struct asc_dvc_cfg { ASC_SCSI_BIT_ID_TYPE can_tagged_qng; ASC_SCSI_BIT_ID_TYPE cmd_qng_enabled; ASC_SCSI_BIT_ID_TYPE disc_enable; ASC_SCSI_BIT_ID_TYPE sdtr_enable; uchar chip_scsi_id:4; uchar isa_dma_speed:4; uchar isa_dma_channel; uchar chip_version; ushort pci_device_id; ushort lib_serial_no; ushort lib_version; ushort mcode_date; ushort mcode_version; uchar max_tag_qng[ASC_MAX_TID + 1]; uchar *overrun_buf; uchar sdtr_period_offset[ASC_MAX_TID + 1]; ushort pci_slot_info; uchar adapter_info[6]; } ASC_DVC_CFG; #define ASC_DEF_DVC_CNTL 0xFFFF #define ASC_DEF_CHIP_SCSI_ID 7 #define ASC_DEF_ISA_DMA_SPEED 4 #define ASC_INIT_STATE_NULL 0x0000 #define ASC_INIT_STATE_BEG_GET_CFG 0x0001 #define ASC_INIT_STATE_END_GET_CFG 0x0002 #define ASC_INIT_STATE_BEG_SET_CFG 0x0004 #define ASC_INIT_STATE_END_SET_CFG 0x0008 #define ASC_INIT_STATE_BEG_LOAD_MC 0x0010 #define ASC_INIT_STATE_END_LOAD_MC 0x0020 #define ASC_INIT_STATE_BEG_INQUIRY 0x0040 #define ASC_INIT_STATE_END_INQUIRY 0x0080 #define ASC_INIT_RESET_SCSI_DONE 0x0100 #define ASC_INIT_STATE_WITHOUT_EEP 0x8000 #define ASC_PCI_DEVICE_ID_REV_A 0x1100 #define ASC_PCI_DEVICE_ID_REV_B 0x1200 #define ASC_BUG_FIX_IF_NOT_DWB 0x0001 #define ASC_BUG_FIX_ASYN_USE_SYN 0x0002 #define ASYN_SDTR_DATA_FIX_PCI_REV_AB 0x41 #define ASC_MIN_TAGGED_CMD 7 #define ASC_MAX_SCSI_RESET_WAIT 30 typedef struct asc_dvc_var { PortAddr iop_base; ushort err_code; ushort dvc_cntl; ushort bug_fix_cntl; ushort bus_type; Ptr2Func isr_callback; Ptr2Func exe_callback; ASC_SCSI_BIT_ID_TYPE init_sdtr; ASC_SCSI_BIT_ID_TYPE sdtr_done; ASC_SCSI_BIT_ID_TYPE use_tagged_qng; ASC_SCSI_BIT_ID_TYPE unit_not_ready; ASC_SCSI_BIT_ID_TYPE queue_full_or_busy; ASC_SCSI_BIT_ID_TYPE start_motor; uchar scsi_reset_wait; uchar chip_no; char is_in_int; uchar max_total_qng; uchar cur_total_qng; uchar in_critical_cnt; uchar irq_no; uchar last_q_shortage; ushort init_state; uchar cur_dvc_qng[ASC_MAX_TID + 1]; uchar max_dvc_qng[ASC_MAX_TID + 1]; ASC_SCSI_Q *scsiq_busy_head[ASC_MAX_TID + 1]; ASC_SCSI_Q *scsiq_busy_tail[ASC_MAX_TID + 1]; uchar sdtr_period_tbl[ASC_MAX_SYN_XFER_NO]; ASC_DVC_CFG *cfg; Ptr2Func saved_ptr2func; ASC_SCSI_BIT_ID_TYPE pci_fix_asyn_xfer_always; char redo_scam; ushort res2; uchar dos_int13_table[ASC_MAX_TID + 1]; ulong max_dma_count; ASC_SCSI_BIT_ID_TYPE no_scam; ASC_SCSI_BIT_ID_TYPE pci_fix_asyn_xfer; uchar max_sdtr_index; uchar host_init_sdtr_index; ulong drv_ptr; ulong uc_break; ulong res7; ulong res8; } ASC_DVC_VAR; typedef int (* ASC_ISR_CALLBACK) (ASC_DVC_VAR asc_ptr_type *, ASC_QDONE_INFO *); typedef int (* ASC_EXE_CALLBACK) (ASC_DVC_VAR asc_ptr_type *, ASC_SCSI_Q *); typedef struct asc_dvc_inq_info { uchar type[ASC_MAX_TID + 1][ASC_MAX_LUN + 1]; } ASC_DVC_INQ_INFO; typedef struct asc_cap_info { ulong lba; ulong blk_size; } ASC_CAP_INFO; typedef struct asc_cap_info_array { ASC_CAP_INFO cap_info[ASC_MAX_TID + 1][ASC_MAX_LUN + 1]; } ASC_CAP_INFO_ARRAY; #define ASC_MCNTL_NO_SEL_TIMEOUT (ushort)0x0001 #define ASC_MCNTL_NULL_TARGET (ushort)0x0002 #define ASC_CNTL_INITIATOR (ushort)0x0001 #define ASC_CNTL_BIOS_GT_1GB (ushort)0x0002 #define ASC_CNTL_BIOS_GT_2_DISK (ushort)0x0004 #define ASC_CNTL_BIOS_REMOVABLE (ushort)0x0008 #define ASC_CNTL_NO_SCAM (ushort)0x0010 #define ASC_CNTL_INT_MULTI_Q (ushort)0x0080 #define ASC_CNTL_NO_LUN_SUPPORT (ushort)0x0040 #define ASC_CNTL_NO_VERIFY_COPY (ushort)0x0100 #define ASC_CNTL_RESET_SCSI (ushort)0x0200 #define ASC_CNTL_INIT_INQUIRY (ushort)0x0400 #define ASC_CNTL_INIT_VERBOSE (ushort)0x0800 #define ASC_CNTL_SCSI_PARITY (ushort)0x1000 #define ASC_CNTL_BURST_MODE (ushort)0x2000 #define ASC_CNTL_SDTR_ENABLE_ULTRA (ushort)0x4000 #define ASC_EEP_DVC_CFG_BEG_VL 2 #define ASC_EEP_MAX_DVC_ADDR_VL 15 #define ASC_EEP_DVC_CFG_BEG 32 #define ASC_EEP_MAX_DVC_ADDR 45 #define ASC_EEP_DEFINED_WORDS 10 #define ASC_EEP_MAX_ADDR 63 #define ASC_EEP_RES_WORDS 0 #define ASC_EEP_MAX_RETRY 20 #define ASC_MAX_INIT_BUSY_RETRY 8 #define ASC_EEP_ISA_PNP_WSIZE 16 typedef struct asceep_config { ushort cfg_lsw; ushort cfg_msw; uchar init_sdtr; uchar disc_enable; uchar use_cmd_qng; uchar start_motor; uchar max_total_qng; uchar max_tag_qng; uchar bios_scan; uchar power_up_wait; uchar no_scam; uchar chip_scsi_id:4; uchar isa_dma_speed:4; uchar dos_int13_table[ASC_MAX_TID + 1]; uchar adapter_info[6]; ushort cntl; ushort chksum; } ASCEEP_CONFIG; #define ASC_PCI_CFG_LSW_SCSI_PARITY 0x0800 #define ASC_PCI_CFG_LSW_BURST_MODE 0x0080 #define ASC_PCI_CFG_LSW_INTR_ABLE 0x0020 #define ASC_EEP_CMD_READ 0x80 #define ASC_EEP_CMD_WRITE 0x40 #define ASC_EEP_CMD_WRITE_ABLE 0x30 #define ASC_EEP_CMD_WRITE_DISABLE 0x00 #define ASC_OVERRUN_BSIZE 0x00000048UL #define ASC_CTRL_BREAK_ONCE 0x0001 #define ASC_CTRL_BREAK_STAY_IDLE 0x0002 #define ASCV_MSGOUT_BEG 0x0000 #define ASCV_MSGOUT_SDTR_PERIOD (ASCV_MSGOUT_BEG+3) #define ASCV_MSGOUT_SDTR_OFFSET (ASCV_MSGOUT_BEG+4) #define ASCV_BREAK_SAVED_CODE (ushort)0x0006 #define ASCV_MSGIN_BEG (ASCV_MSGOUT_BEG+8) #define ASCV_MSGIN_SDTR_PERIOD (ASCV_MSGIN_BEG+3) #define ASCV_MSGIN_SDTR_OFFSET (ASCV_MSGIN_BEG+4) #define ASCV_SDTR_DATA_BEG (ASCV_MSGIN_BEG+8) #define ASCV_SDTR_DONE_BEG (ASCV_SDTR_DATA_BEG+8) #define ASCV_MAX_DVC_QNG_BEG (ushort)0x0020 #define ASCV_BREAK_ADDR (ushort)0x0028 #define ASCV_BREAK_NOTIFY_COUNT (ushort)0x002A #define ASCV_BREAK_CONTROL (ushort)0x002C #define ASCV_BREAK_HIT_COUNT (ushort)0x002E #define ASCV_ASCDVC_ERR_CODE_W (ushort)0x0030 #define ASCV_MCODE_CHKSUM_W (ushort)0x0032 #define ASCV_MCODE_SIZE_W (ushort)0x0034 #define ASCV_STOP_CODE_B (ushort)0x0036 #define ASCV_DVC_ERR_CODE_B (ushort)0x0037 #define ASCV_OVERRUN_PADDR_D (ushort)0x0038 #define ASCV_OVERRUN_BSIZE_D (ushort)0x003C #define ASCV_HALTCODE_W (ushort)0x0040 #define ASCV_CHKSUM_W (ushort)0x0042 #define ASCV_MC_DATE_W (ushort)0x0044 #define ASCV_MC_VER_W (ushort)0x0046 #define ASCV_NEXTRDY_B (ushort)0x0048 #define ASCV_DONENEXT_B (ushort)0x0049 #define ASCV_USE_TAGGED_QNG_B (ushort)0x004A #define ASCV_SCSIBUSY_B (ushort)0x004B #define ASCV_Q_DONE_IN_PROGRESS_B (ushort)0x004C #define ASCV_CURCDB_B (ushort)0x004D #define ASCV_RCLUN_B (ushort)0x004E #define ASCV_BUSY_QHEAD_B (ushort)0x004F #define ASCV_DISC1_QHEAD_B (ushort)0x0050 #define ASCV_DISC_ENABLE_B (ushort)0x0052 #define ASCV_CAN_TAGGED_QNG_B (ushort)0x0053 #define ASCV_HOSTSCSI_ID_B (ushort)0x0055 #define ASCV_MCODE_CNTL_B (ushort)0x0056 #define ASCV_NULL_TARGET_B (ushort)0x0057 #define ASCV_FREE_Q_HEAD_W (ushort)0x0058 #define ASCV_DONE_Q_TAIL_W (ushort)0x005A #define ASCV_FREE_Q_HEAD_B (ushort)(ASCV_FREE_Q_HEAD_W+1) #define ASCV_DONE_Q_TAIL_B (ushort)(ASCV_DONE_Q_TAIL_W+1) #define ASCV_HOST_FLAG_B (ushort)0x005D #define ASCV_TOTAL_READY_Q_B (ushort)0x0064 #define ASCV_VER_SERIAL_B (ushort)0x0065 #define ASCV_HALTCODE_SAVED_W (ushort)0x0066 #define ASCV_WTM_FLAG_B (ushort)0x0068 #define ASCV_RISC_FLAG_B (ushort)0x006A #define ASCV_REQ_SG_LIST_QP (ushort)0x006B #define ASC_HOST_FLAG_IN_ISR 0x01 #define ASC_HOST_FLAG_ACK_INT 0x02 #define ASC_RISC_FLAG_GEN_INT 0x01 #define ASC_RISC_FLAG_REQ_SG_LIST 0x02 #define IOP_CTRL (0x0F) #define IOP_STATUS (0x0E) #define IOP_INT_ACK IOP_STATUS #define IOP_REG_IFC (0x0D) #define IOP_SYN_OFFSET (0x0B) #define IOP_EXTRA_CONTROL (0x0D) #define IOP_REG_PC (0x0C) #define IOP_RAM_ADDR (0x0A) #define IOP_RAM_DATA (0x08) #define IOP_EEP_DATA (0x06) #define IOP_EEP_CMD (0x07) #define IOP_VERSION (0x03) #define IOP_CONFIG_HIGH (0x04) #define IOP_CONFIG_LOW (0x02) #define IOP_SIG_BYTE (0x01) #define IOP_SIG_WORD (0x00) #define IOP_REG_DC1 (0x0E) #define IOP_REG_DC0 (0x0C) #define IOP_REG_SB (0x0B) #define IOP_REG_DA1 (0x0A) #define IOP_REG_DA0 (0x08) #define IOP_REG_SC (0x09) #define IOP_DMA_SPEED (0x07) #define IOP_REG_FLAG (0x07) #define IOP_FIFO_H (0x06) #define IOP_FIFO_L (0x04) #define IOP_REG_ID (0x05) #define IOP_REG_QP (0x03) #define IOP_REG_IH (0x02) #define IOP_REG_IX (0x01) #define IOP_REG_AX (0x00) #define IFC_REG_LOCK (0x00) #define IFC_REG_UNLOCK (0x09) #define IFC_WR_EN_FILTER (0x10) #define IFC_RD_NO_EEPROM (0x10) #define IFC_SLEW_RATE (0x20) #define IFC_ACT_NEG (0x40) #define IFC_INP_FILTER (0x80) #define IFC_INIT_DEFAULT (IFC_ACT_NEG | IFC_REG_UNLOCK) #define SC_SEL (uchar)(0x80) #define SC_BSY (uchar)(0x40) #define SC_ACK (uchar)(0x20) #define SC_REQ (uchar)(0x10) #define SC_ATN (uchar)(0x08) #define SC_IO (uchar)(0x04) #define SC_CD (uchar)(0x02) #define SC_MSG (uchar)(0x01) #define SEC_SCSI_CTL (uchar)(0x80) #define SEC_ACTIVE_NEGATE (uchar)(0x40) #define SEC_SLEW_RATE (uchar)(0x20) #define SEC_ENABLE_FILTER (uchar)(0x10) #define ASC_HALT_EXTMSG_IN (ushort)0x8000 #define ASC_HALT_CHK_CONDITION (ushort)0x8100 #define ASC_HALT_SS_QUEUE_FULL (ushort)0x8200 #define ASC_HALT_DISABLE_ASYN_USE_SYN_FIX (ushort)0x8300 #define ASC_HALT_ENABLE_ASYN_USE_SYN_FIX (ushort)0x8400 #define ASC_HALT_SDTR_REJECTED (ushort)0x4000 #define ASC_MAX_QNO 0xF8 #define ASC_DATA_SEC_BEG (ushort)0x0080 #define ASC_DATA_SEC_END (ushort)0x0080 #define ASC_CODE_SEC_BEG (ushort)0x0080 #define ASC_CODE_SEC_END (ushort)0x0080 #define ASC_QADR_BEG (0x4000) #define ASC_QADR_USED (ushort)(ASC_MAX_QNO * 64) #define ASC_QADR_END (ushort)0x7FFF #define ASC_QLAST_ADR (ushort)0x7FC0 #define ASC_QBLK_SIZE 0x40 #define ASC_BIOS_DATA_QBEG 0xF8 #define ASC_MIN_ACTIVE_QNO 0x01 #define ASC_QLINK_END 0xFF #define ASC_EEPROM_WORDS 0x10 #define ASC_MAX_MGS_LEN 0x10 #define ASC_BIOS_ADDR_DEF 0xDC00 #define ASC_BIOS_SIZE 0x3800 #define ASC_BIOS_RAM_OFF 0x3800 #define ASC_BIOS_RAM_SIZE 0x800 #define ASC_BIOS_MIN_ADDR 0xC000 #define ASC_BIOS_MAX_ADDR 0xEC00 #define ASC_BIOS_BANK_SIZE 0x0400 #define ASC_MCODE_START_ADDR 0x0080 #define ASC_CFG0_HOST_INT_ON 0x0020 #define ASC_CFG0_BIOS_ON 0x0040 #define ASC_CFG0_VERA_BURST_ON 0x0080 #define ASC_CFG0_SCSI_PARITY_ON 0x0800 #define ASC_CFG1_SCSI_TARGET_ON 0x0080 #define ASC_CFG1_LRAM_8BITS_ON 0x0800 #define ASC_CFG_MSW_CLR_MASK 0x3080 #define CSW_TEST1 (ASC_CS_TYPE)0x8000 #define CSW_AUTO_CONFIG (ASC_CS_TYPE)0x4000 #define CSW_RESERVED1 (ASC_CS_TYPE)0x2000 #define CSW_IRQ_WRITTEN (ASC_CS_TYPE)0x1000 #define CSW_33MHZ_SELECTED (ASC_CS_TYPE)0x0800 #define CSW_TEST2 (ASC_CS_TYPE)0x0400 #define CSW_TEST3 (ASC_CS_TYPE)0x0200 #define CSW_RESERVED2 (ASC_CS_TYPE)0x0100 #define CSW_DMA_DONE (ASC_CS_TYPE)0x0080 #define CSW_FIFO_RDY (ASC_CS_TYPE)0x0040 #define CSW_EEP_READ_DONE (ASC_CS_TYPE)0x0020 #define CSW_HALTED (ASC_CS_TYPE)0x0010 #define CSW_SCSI_RESET_ACTIVE (ASC_CS_TYPE)0x0008 #define CSW_PARITY_ERR (ASC_CS_TYPE)0x0004 #define CSW_SCSI_RESET_LATCH (ASC_CS_TYPE)0x0002 #define CSW_INT_PENDING (ASC_CS_TYPE)0x0001 #define CIW_CLR_SCSI_RESET_INT (ASC_CS_TYPE)0x1000 #define CIW_INT_ACK (ASC_CS_TYPE)0x0100 #define CIW_TEST1 (ASC_CS_TYPE)0x0200 #define CIW_TEST2 (ASC_CS_TYPE)0x0400 #define CIW_SEL_33MHZ (ASC_CS_TYPE)0x0800 #define CIW_IRQ_ACT (ASC_CS_TYPE)0x1000 #define CC_CHIP_RESET (uchar)0x80 #define CC_SCSI_RESET (uchar)0x40 #define CC_HALT (uchar)0x20 #define CC_SINGLE_STEP (uchar)0x10 #define CC_DMA_ABLE (uchar)0x08 #define CC_TEST (uchar)0x04 #define CC_BANK_ONE (uchar)0x02 #define CC_DIAG (uchar)0x01 #define ASC_1000_ID0W 0x04C1 #define ASC_1000_ID0W_FIX 0x00C1 #define ASC_1000_ID1B 0x25 #define ASC_EISA_BIG_IOP_GAP (0x1C30-0x0C50) #define ASC_EISA_SMALL_IOP_GAP (0x0020) #define ASC_EISA_MIN_IOP_ADDR (0x0C30) #define ASC_EISA_MAX_IOP_ADDR (0xFC50) #define ASC_EISA_REV_IOP_MASK (0x0C83) #define ASC_EISA_PID_IOP_MASK (0x0C80) #define ASC_EISA_CFG_IOP_MASK (0x0C86) #define ASC_GET_EISA_SLOT(iop) (PortAddr)((iop) & 0xF000) #define ASC_EISA_ID_740 0x01745004UL #define ASC_EISA_ID_750 0x01755004UL #define INS_HALTINT (ushort)0x6281 #define INS_HALT (ushort)0x6280 #define INS_SINT (ushort)0x6200 #define INS_RFLAG_WTM (ushort)0x7380 #define ASC_MC_SAVE_CODE_WSIZE 0x500 #define ASC_MC_SAVE_DATA_WSIZE 0x40 typedef struct asc_mc_saved { ushort data[ASC_MC_SAVE_DATA_WSIZE]; ushort code[ASC_MC_SAVE_CODE_WSIZE]; } ASC_MC_SAVED; #define AscGetQDoneInProgress(port) AscReadLramByte((port), ASCV_Q_DONE_IN_PROGRESS_B) #define AscPutQDoneInProgress(port, val) AscWriteLramByte((port), ASCV_Q_DONE_IN_PROGRESS_B, val) #define AscGetVarFreeQHead(port) AscReadLramWord((port), ASCV_FREE_Q_HEAD_W) #define AscGetVarDoneQTail(port) AscReadLramWord((port), ASCV_DONE_Q_TAIL_W) #define AscPutVarFreeQHead(port, val) AscWriteLramWord((port), ASCV_FREE_Q_HEAD_W, val) #define AscPutVarDoneQTail(port, val) AscWriteLramWord((port), ASCV_DONE_Q_TAIL_W, val) #define AscGetRiscVarFreeQHead(port) AscReadLramByte((port), ASCV_NEXTRDY_B) #define AscGetRiscVarDoneQTail(port) AscReadLramByte((port), ASCV_DONENEXT_B) #define AscPutRiscVarFreeQHead(port, val) AscWriteLramByte((port), ASCV_NEXTRDY_B, val) #define AscPutRiscVarDoneQTail(port, val) AscWriteLramByte((port), ASCV_DONENEXT_B, val) #define AscPutMCodeSDTRDoneAtID(port, id, data) AscWriteLramByte((port), (ushort)((ushort)ASCV_SDTR_DONE_BEG+(ushort)id), (data)) ; #define AscGetMCodeSDTRDoneAtID(port, id) AscReadLramByte((port), (ushort)((ushort)ASCV_SDTR_DONE_BEG+(ushort)id)) ; #define AscPutMCodeInitSDTRAtID(port, id, data) AscWriteLramByte((port), (ushort)((ushort)ASCV_SDTR_DATA_BEG+(ushort)id), data) ; #define AscGetMCodeInitSDTRAtID(port, id) AscReadLramByte((port), (ushort)((ushort)ASCV_SDTR_DATA_BEG+(ushort)id)) ; #define AscSynIndexToPeriod(index) (uchar)(asc_dvc->sdtr_period_tbl[ (index) ]) #define AscGetChipSignatureByte(port) (uchar)inp((port)+IOP_SIG_BYTE) #define AscGetChipSignatureWord(port) (ushort)inpw((port)+IOP_SIG_WORD) #define AscGetChipVerNo(port) (uchar)inp((port)+IOP_VERSION) #define AscGetChipCfgLsw(port) (ushort)inpw((port)+IOP_CONFIG_LOW) #define AscGetChipCfgMsw(port) (ushort)inpw((port)+IOP_CONFIG_HIGH) #define AscSetChipCfgLsw(port, data) outpw((port)+IOP_CONFIG_LOW, data) #define AscSetChipCfgMsw(port, data) outpw((port)+IOP_CONFIG_HIGH, data) #define AscGetChipEEPCmd(port) (uchar)inp((port)+IOP_EEP_CMD) #define AscSetChipEEPCmd(port, data) outp((port)+IOP_EEP_CMD, data) #define AscGetChipEEPData(port) (ushort)inpw((port)+IOP_EEP_DATA) #define AscSetChipEEPData(port, data) outpw((port)+IOP_EEP_DATA, data) #define AscGetChipLramAddr(port) (ushort)inpw((PortAddr)((port)+IOP_RAM_ADDR)) #define AscSetChipLramAddr(port, addr) outpw((PortAddr)((port)+IOP_RAM_ADDR), addr) #define AscGetChipLramData(port) (ushort)inpw((port)+IOP_RAM_DATA) #define AscSetChipLramData(port, data) outpw((port)+IOP_RAM_DATA, data) #define AscGetChipLramDataNoSwap(port) (ushort)inpw_noswap((port)+IOP_RAM_DATA) #define AscSetChipLramDataNoSwap(port, data) outpw_noswap((port)+IOP_RAM_DATA, data) #define AscGetChipIFC(port) (uchar)inp((port)+IOP_REG_IFC) #define AscSetChipIFC(port, data) outp((port)+IOP_REG_IFC, data) #define AscGetChipStatus(port) (ASC_CS_TYPE)inpw((port)+IOP_STATUS) #define AscSetChipStatus(port, cs_val) outpw((port)+IOP_STATUS, cs_val) #define AscGetChipControl(port) (uchar)inp((port)+IOP_CTRL) #define AscSetChipControl(port, cc_val) outp((port)+IOP_CTRL, cc_val) #define AscGetChipSyn(port) (uchar)inp((port)+IOP_SYN_OFFSET) #define AscSetChipSyn(port, data) outp((port)+IOP_SYN_OFFSET, data) #define AscSetPCAddr(port, data) outpw((port)+IOP_REG_PC, data) #define AscGetPCAddr(port) (ushort)inpw((port)+IOP_REG_PC) #define AscIsIntPending(port) (AscGetChipStatus(port) & (CSW_INT_PENDING | CSW_SCSI_RESET_LATCH)) #define AscGetChipScsiID(port) ((AscGetChipCfgLsw(port) >> 8) & ASC_MAX_TID) #define AscGetExtraControl(port) (uchar)inp((port)+IOP_EXTRA_CONTROL) #define AscSetExtraControl(port, data) outp((port)+IOP_EXTRA_CONTROL, data) #define AscReadChipAX(port) (ushort)inpw((port)+IOP_REG_AX) #define AscWriteChipAX(port, data) outpw((port)+IOP_REG_AX, data) #define AscReadChipIX(port) (uchar)inp((port)+IOP_REG_IX) #define AscWriteChipIX(port, data) outp((port)+IOP_REG_IX, data) #define AscReadChipIH(port) (ushort)inpw((port)+IOP_REG_IH) #define AscWriteChipIH(port, data) outpw((port)+IOP_REG_IH, data) #define AscReadChipQP(port) (uchar)inp((port)+IOP_REG_QP) #define AscWriteChipQP(port, data) outp((port)+IOP_REG_QP, data) #define AscReadChipFIFO_L(port) (ushort)inpw((port)+IOP_REG_FIFO_L) #define AscWriteChipFIFO_L(port, data) outpw((port)+IOP_REG_FIFO_L, data) #define AscReadChipFIFO_H(port) (ushort)inpw((port)+IOP_REG_FIFO_H) #define AscWriteChipFIFO_H(port, data) outpw((port)+IOP_REG_FIFO_H, data) #define AscReadChipDmaSpeed(port) (uchar)inp((port)+IOP_DMA_SPEED) #define AscWriteChipDmaSpeed(port, data) outp((port)+IOP_DMA_SPEED, data) #define AscReadChipDA0(port) (ushort)inpw((port)+IOP_REG_DA0) #define AscWriteChipDA0(port) outpw((port)+IOP_REG_DA0, data) #define AscReadChipDA1(port) (ushort)inpw((port)+IOP_REG_DA1) #define AscWriteChipDA1(port) outpw((port)+IOP_REG_DA1, data) #define AscReadChipDC0(port) (ushort)inpw((port)+IOP_REG_DC0) #define AscWriteChipDC0(port) outpw((port)+IOP_REG_DC0, data) #define AscReadChipDC1(port) (ushort)inpw((port)+IOP_REG_DC1) #define AscWriteChipDC1(port) outpw((port)+IOP_REG_DC1, data) #define AscReadChipDvcID(port) (uchar)inp((port)+IOP_REG_ID) #define AscWriteChipDvcID(port, data) outp((port)+IOP_REG_ID, data) STATIC int AscWriteEEPCmdReg(PortAddr iop_base, uchar cmd_reg); STATIC int AscWriteEEPDataReg(PortAddr iop_base, ushort data_reg); STATIC void AscWaitEEPRead(void); STATIC void AscWaitEEPWrite(void); STATIC ushort AscReadEEPWord(PortAddr, uchar); STATIC ushort AscWriteEEPWord(PortAddr, uchar, ushort); STATIC ushort AscGetEEPConfig(PortAddr, ASCEEP_CONFIG *, ushort); STATIC int AscSetEEPConfigOnce(PortAddr, ASCEEP_CONFIG *, ushort); STATIC int AscSetEEPConfig(PortAddr, ASCEEP_CONFIG *, ushort); STATIC int AscStartChip(PortAddr); STATIC int AscStopChip(PortAddr); STATIC void AscSetChipIH(PortAddr, ushort); STATIC int AscIsChipHalted(PortAddr); STATIC void AscAckInterrupt(PortAddr); STATIC void AscDisableInterrupt(PortAddr); STATIC void AscEnableInterrupt(PortAddr); STATIC void AscSetBank(PortAddr, uchar); STATIC int AscResetChipAndScsiBus(ASC_DVC_VAR *); STATIC ushort AscGetIsaDmaChannel(PortAddr); STATIC ushort AscSetIsaDmaChannel(PortAddr, ushort); STATIC uchar AscSetIsaDmaSpeed(PortAddr, uchar); STATIC uchar AscGetIsaDmaSpeed(PortAddr); STATIC uchar AscReadLramByte(PortAddr, ushort); STATIC ushort AscReadLramWord(PortAddr, ushort); STATIC ulong AscReadLramDWord(PortAddr, ushort); STATIC void AscWriteLramWord(PortAddr, ushort, ushort); STATIC void AscWriteLramDWord(PortAddr, ushort, ulong); STATIC void AscWriteLramByte(PortAddr, ushort, uchar); STATIC ulong AscMemSumLramWord(PortAddr, ushort, rint); STATIC void AscMemWordSetLram(PortAddr, ushort, ushort, rint); STATIC void AscMemWordCopyToLram(PortAddr, ushort, ushort *, int); STATIC void AscMemDWordCopyToLram(PortAddr, ushort, ulong *, int); STATIC void AscMemWordCopyFromLram(PortAddr, ushort, ushort *, int); STATIC ushort AscInitAscDvcVar(ASC_DVC_VAR asc_ptr_type *); STATIC ushort AscInitFromEEP(ASC_DVC_VAR asc_ptr_type *); STATIC ushort AscInitFromAscDvcVar(ASC_DVC_VAR asc_ptr_type *); STATIC ushort AscInitMicroCodeVar(ASC_DVC_VAR asc_ptr_type * asc_dvc); STATIC int AscTestExternalLram(ASC_DVC_VAR asc_ptr_type *); STATIC uchar AscMsgOutSDTR(ASC_DVC_VAR asc_ptr_type *, uchar, uchar); STATIC uchar AscCalSDTRData(ASC_DVC_VAR asc_ptr_type *, uchar, uchar); STATIC void AscSetChipSDTR(PortAddr, uchar, uchar); STATIC uchar AscGetSynPeriodIndex(ASC_DVC_VAR asc_ptr_type *, ruchar); STATIC uchar AscAllocFreeQueue(PortAddr, uchar); STATIC uchar AscAllocMultipleFreeQueue(PortAddr, uchar, uchar); STATIC int AscRiscHaltedAbortSRB(ASC_DVC_VAR asc_ptr_type *, ulong); #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) STATIC int AscRiscHaltedAbortTIX(ASC_DVC_VAR asc_ptr_type *, uchar); #endif /* version >= v1.3.89 */ STATIC int AscHostReqRiscHalt(PortAddr); STATIC int AscStopQueueExe(PortAddr); STATIC int AscStartQueueExe(PortAddr); #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) STATIC int AscCleanUpDiscQueue(PortAddr); #endif /* version >= v1.3.89 */ STATIC int AscCleanUpBusyQueue(PortAddr); STATIC int AscWaitTixISRDone(ASC_DVC_VAR asc_ptr_type *, uchar); STATIC int AscWaitISRDone(ASC_DVC_VAR asc_ptr_type *); STATIC ulong AscGetOnePhyAddr(ASC_DVC_VAR asc_ptr_type *, uchar *, ulong); STATIC int AscSendScsiQueue(ASC_DVC_VAR asc_ptr_type * asc_dvc, ASC_SCSI_Q * scsiq, uchar n_q_required); STATIC int AscPutReadyQueue(ASC_DVC_VAR asc_ptr_type *, ASC_SCSI_Q *, uchar); STATIC int AscPutReadySgListQueue(ASC_DVC_VAR asc_ptr_type *, ASC_SCSI_Q *, uchar); STATIC int AscSetChipSynRegAtID(PortAddr, uchar, uchar); STATIC int AscSetRunChipSynRegAtID(PortAddr, uchar, uchar); STATIC ushort AscInitLram(ASC_DVC_VAR asc_ptr_type *); STATIC int AscReInitLram(ASC_DVC_VAR asc_ptr_type *); STATIC ushort AscInitQLinkVar(ASC_DVC_VAR asc_ptr_type *); STATIC int AscSetLibErrorCode(ASC_DVC_VAR asc_ptr_type *, ushort); #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) STATIC int _AscWaitQDone(PortAddr, ASC_SCSI_Q *); #endif /* version >= v1.3.89 */ STATIC int AscIsrChipHalted(ASC_DVC_VAR asc_ptr_type *); STATIC uchar _AscCopyLramScsiDoneQ(PortAddr, ushort, ASC_QDONE_INFO *, ulong); STATIC int AscIsrQDone(ASC_DVC_VAR asc_ptr_type *); STATIC int AscCompareString(uchar *, uchar *, int); STATIC ushort AscGetEisaChipCfg(PortAddr); STATIC ulong AscGetEisaProductID(PortAddr); STATIC PortAddr AscSearchIOPortAddrEISA(PortAddr); STATIC uchar AscGetChipScsiCtrl(PortAddr); STATIC uchar AscSetChipScsiID(PortAddr, uchar); STATIC uchar AscGetChipVersion(PortAddr, ushort); STATIC ushort AscGetChipBusType(PortAddr); STATIC ulong AscLoadMicroCode(PortAddr, ushort, ushort *, ushort); STATIC int AscFindSignature(PortAddr); STATIC PortAddr AscSearchIOPortAddr11(PortAddr); STATIC void AscToggleIRQAct(PortAddr); STATIC void AscSetISAPNPWaitForKey(void); STATIC uchar AscGetChipIRQ(PortAddr, ushort); STATIC uchar AscSetChipIRQ(PortAddr, uchar, ushort); STATIC ushort AscGetChipBiosAddress(PortAddr, ushort); STATIC int DvcEnterCritical(void); STATIC void DvcLeaveCritical(int); STATIC void DvcInPortWords(PortAddr, ushort *, int); STATIC void DvcOutPortWords(PortAddr, ushort *, int); STATIC void DvcOutPortDWords(PortAddr, ulong *, int); STATIC uchar DvcReadPCIConfigByte(ASC_DVC_VAR asc_ptr_type *, ushort); STATIC void DvcWritePCIConfigByte(ASC_DVC_VAR asc_ptr_type *, ushort, uchar); STATIC ushort AscGetChipBiosAddress(PortAddr, ushort); STATIC void DvcSleepMilliSecond(ulong); STATIC void DvcDelayNanoSecond(ASC_DVC_VAR asc_ptr_type *, ulong); STATIC ulong DvcGetSGList(ASC_DVC_VAR asc_ptr_type *, uchar *, ulong, ASC_SG_HEAD *); STATIC void DvcPutScsiQ(PortAddr, ushort, ushort *, int); STATIC void DvcGetQinfo(PortAddr, ushort, ushort *, int); STATIC PortAddr AscSearchIOPortAddr(PortAddr, ushort); STATIC ushort AscInitGetConfig(ASC_DVC_VAR asc_ptr_type *); STATIC ushort AscInitSetConfig(ASC_DVC_VAR asc_ptr_type *); STATIC ushort AscInitAsc1000Driver(ASC_DVC_VAR asc_ptr_type *); STATIC void AscAsyncFix(ASC_DVC_VAR asc_ptr_type *, uchar, ASC_SCSI_INQUIRY *); STATIC int AscTagQueuingSafe(ASC_SCSI_INQUIRY *); STATIC void AscInquiryHandling(ASC_DVC_VAR asc_ptr_type *, uchar, ASC_SCSI_INQUIRY *); STATIC int AscExeScsiQueue(ASC_DVC_VAR asc_ptr_type *, ASC_SCSI_Q *); STATIC int AscISR(ASC_DVC_VAR asc_ptr_type *); STATIC uint AscGetNumOfFreeQueue(ASC_DVC_VAR asc_ptr_type *, uchar, uchar); STATIC int AscSgListToQueue(int); STATIC int AscAbortSRB(ASC_DVC_VAR asc_ptr_type *, ulong); #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) STATIC int AscResetDevice(ASC_DVC_VAR asc_ptr_type *, uchar); #endif /* version >= v1.3.89 */ STATIC int AscResetSB(ASC_DVC_VAR asc_ptr_type *); STATIC void AscEnableIsaDma(uchar); STATIC ulong AscGetMaxDmaCount(ushort); /* * --- Adv Library Constants and Macros */ #define ADV_LIB_VERSION_MAJOR 3 #define ADV_LIB_VERSION_MINOR 45 /* d_os_dep.h */ #define ADV_OS_LINUX /* * Define Adv Library required special types. */ #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,0) #define AdvPortAddr unsigned short /* I/O Port address size */ #else /* version >= v1,3,0 */ #define AdvPortAddr unsigned long /* Virtual memory address size */ #endif /* version >= v1,3,0 */ /* * Define Adv Library required memory access macros. */ #define ADV_MEM_READB(addr) readb(addr) #define ADV_MEM_READW(addr) readw(addr) #define ADV_MEM_WRITEB(addr, byte) writeb(byte, addr) #define ADV_MEM_WRITEW(addr, word) writew(word, addr) /* * The I/O memory mapping function names changed in 2.1.X. */ #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,0) #define ioremap vremap #define iounmap vfree #endif /* version < v2.1.0 */ /* * Define total number of simultaneous maximum element scatter-gather * requests, i.e. ADV_TOT_SG_LIST * ADV_MAX_SG_LIST is the total number * of simultaneous scatter-gather elements supported per wide adapter. */ #define ADV_TOT_SG_LIST 64 /* * Define Adv Library required per request scatter-gather element limit. */ #define ADV_MAX_SG_LIST 64 /* * Scatter-Gather Definitions per request. * * Because SG block memory is allocated in virtual memory but is * referenced by the microcode as physical memory, we need to do * calculations to insure there will be enough physically contiguous * memory to support ADV_MAX_SG_LIST SG entries. */ /* Number of SG blocks needed. */ #define ADV_NUM_SG_BLOCK \ ((ADV_MAX_SG_LIST + (NO_OF_SG_PER_BLOCK - 1))/NO_OF_SG_PER_BLOCK) /* Total contiguous memory needed for SG blocks. */ #define ADV_SG_TOTAL_MEM_SIZE \ (sizeof(ADV_SG_BLOCK) * ADV_NUM_SG_BLOCK) #define ASC_PAGE_SIZE PAGE_SIZE /* * Number of page crossings possible for the total contiguous virtual memory * needed for SG blocks. * * We need to allocate this many additional SG blocks in virtual memory to * insure there will be space for ADV_NUM_SG_BLOCK physically contiguous * scatter-gather blocks. */ #define ADV_NUM_PAGE_CROSSING \ ((ADV_SG_TOTAL_MEM_SIZE + (ASC_PAGE_SIZE - 1))/ASC_PAGE_SIZE) /* * Define Adv Library Assertion Macro. */ #define ADV_ASSERT(a) ASC_ASSERT(a) /* a_condor.h */ #define ADV_PCI_VENDOR_ID 0x10CD #define ADV_PCI_DEVICE_ID_REV_A 0x2300 #define ASC_EEP_DVC_CFG_BEGIN (0x00) #define ASC_EEP_DVC_CFG_END (0x15) #define ASC_EEP_DVC_CTL_BEGIN (0x16) /* location of OEM name */ #define ASC_EEP_MAX_WORD_ADDR (0x1E) #define ASC_EEP_DELAY_MS 100 /* * EEPROM bits reference by the RISC after initialization. */ #define ADV_EEPROM_BIG_ENDIAN 0x8000 /* EEPROM Bit 15 */ #define ADV_EEPROM_BIOS_ENABLE 0x4000 /* EEPROM Bit 14 */ #define ADV_EEPROM_TERM_POL 0x2000 /* EEPROM Bit 13 */ /* * EEPROM configuration format * * Field naming convention: * * *_enable indicates the field enables or disables the feature. The * value is never reset. * * *_able indicates both whether a feature should be enabled or disabled * and whether a device isi capable of the feature. At initialization * this field may be set, but later if a device is found to be incapable * of the feature, the field is cleared. * * Default values are maintained in a_init.c in the structure * Default_EEPROM_Config. */ typedef struct adveep_config { /* Word Offset, Description */ ushort cfg_lsw; /* 00 power up initialization */ /* bit 13 set - Term Polarity Control */ /* bit 14 set - BIOS Enable */ /* bit 15 set - Big Endian Mode */ ushort cfg_msw; /* 01 unused */ ushort disc_enable; /* 02 disconnect enable */ ushort wdtr_able; /* 03 Wide DTR able */ ushort sdtr_able; /* 04 Synchronous DTR able */ ushort start_motor; /* 05 send start up motor */ ushort tagqng_able; /* 06 tag queuing able */ ushort bios_scan; /* 07 BIOS device control */ ushort scam_tolerant; /* 08 no scam */ uchar adapter_scsi_id; /* 09 Host Adapter ID */ uchar bios_boot_delay; /* power up wait */ uchar scsi_reset_delay; /* 10 reset delay */ uchar bios_id_lun; /* first boot device scsi id & lun */ /* high nibble is lun */ /* low nibble is scsi id */ uchar termination; /* 11 0 - automatic */ /* 1 - low off / high off */ /* 2 - low off / high on */ /* 3 - low on / high on */ /* There is no low on / high off */ uchar reserved1; /* reserved byte (not used) */ ushort bios_ctrl; /* 12 BIOS control bits */ /* bit 0 set: BIOS don't act as initiator. */ /* bit 1 set: BIOS > 1 GB support */ /* bit 2 set: BIOS > 2 Disk Support */ /* bit 3 set: BIOS don't support removables */ /* bit 4 set: BIOS support bootable CD */ /* bit 5 set: */ /* bit 6 set: BIOS support multiple LUNs */ /* bit 7 set: BIOS display of message */ /* bit 8 set: */ /* bit 9 set: Reset SCSI bus during init. */ /* bit 10 set: */ /* bit 11 set: No verbose initialization. */ /* bit 12 set: SCSI parity enabled */ /* bit 13 set: */ /* bit 14 set: */ /* bit 15 set: */ ushort ultra_able; /* 13 ULTRA speed able */ ushort reserved2; /* 14 reserved */ uchar max_host_qng; /* 15 maximum host queuing */ uchar max_dvc_qng; /* maximum per device queuing */ ushort dvc_cntl; /* 16 control bit for driver */ ushort bug_fix; /* 17 control bit for bug fix */ ushort serial_number_word1; /* 18 Board serial number word 1 */ ushort serial_number_word2; /* 19 Board serial number word 2 */ ushort serial_number_word3; /* 20 Board serial number word 3 */ ushort check_sum; /* 21 EEP check sum */ uchar oem_name[16]; /* 22 OEM name */ ushort dvc_err_code; /* 30 last device driver error code */ ushort adv_err_code; /* 31 last uc and Adv Lib error code */ ushort adv_err_addr; /* 32 last uc error address */ ushort saved_dvc_err_code; /* 33 saved last dev. driver error code */ ushort saved_adv_err_code; /* 34 saved last uc and Adv Lib error code */ ushort saved_adv_err_addr; /* 35 saved last uc error address */ ushort num_of_err; /* 36 number of error */ } ADVEEP_CONFIG; /* * EEPROM Commands */ #define ASC_EEP_CMD_DONE 0x0200 #define ASC_EEP_CMD_DONE_ERR 0x0001 /* cfg_word */ #define EEP_CFG_WORD_BIG_ENDIAN 0x8000 /* bios_ctrl */ #define BIOS_CTRL_BIOS 0x0001 #define BIOS_CTRL_EXTENDED_XLAT 0x0002 #define BIOS_CTRL_GT_2_DISK 0x0004 #define BIOS_CTRL_BIOS_REMOVABLE 0x0008 #define BIOS_CTRL_BOOTABLE_CD 0x0010 #define BIOS_CTRL_MULTIPLE_LUN 0x0040 #define BIOS_CTRL_DISPLAY_MSG 0x0080 #define BIOS_CTRL_NO_SCAM 0x0100 #define BIOS_CTRL_RESET_SCSI_BUS 0x0200 #define BIOS_CTRL_INIT_VERBOSE 0x0800 #define BIOS_CTRL_SCSI_PARITY 0x1000 /* * ASC 3550 Internal Memory Size - 8KB */ #define ADV_CONDOR_MEMSIZE 0x2000 /* 8 KB Internal Memory */ /* * ASC 3550 I/O Length - 64 bytes */ #define ADV_CONDOR_IOLEN 0x40 /* I/O Port Range in bytes */ /* * Byte I/O register address from base of 'iop_base'. */ #define IOPB_INTR_STATUS_REG 0x00 #define IOPB_CHIP_ID_1 0x01 #define IOPB_INTR_ENABLES 0x02 #define IOPB_CHIP_TYPE_REV 0x03 #define IOPB_RES_ADDR_4 0x04 #define IOPB_RES_ADDR_5 0x05 #define IOPB_RAM_DATA 0x06 #define IOPB_RES_ADDR_7 0x07 #define IOPB_FLAG_REG 0x08 #define IOPB_RES_ADDR_9 0x09 #define IOPB_RISC_CSR 0x0A #define IOPB_RES_ADDR_B 0x0B #define IOPB_RES_ADDR_C 0x0C #define IOPB_RES_ADDR_D 0x0D #define IOPB_RES_ADDR_E 0x0E #define IOPB_RES_ADDR_F 0x0F #define IOPB_MEM_CFG 0x10 #define IOPB_RES_ADDR_11 0x11 #define IOPB_RES_ADDR_12 0x12 #define IOPB_RES_ADDR_13 0x13 #define IOPB_FLASH_PAGE 0x14 #define IOPB_RES_ADDR_15 0x15 #define IOPB_RES_ADDR_16 0x16 #define IOPB_RES_ADDR_17 0x17 #define IOPB_FLASH_DATA 0x18 #define IOPB_RES_ADDR_19 0x19 #define IOPB_RES_ADDR_1A 0x1A #define IOPB_RES_ADDR_1B 0x1B #define IOPB_RES_ADDR_1C 0x1C #define IOPB_RES_ADDR_1D 0x1D #define IOPB_RES_ADDR_1E 0x1E #define IOPB_RES_ADDR_1F 0x1F #define IOPB_DMA_CFG0 0x20 #define IOPB_DMA_CFG1 0x21 #define IOPB_TICKLE 0x22 #define IOPB_DMA_REG_WR 0x23 #define IOPB_SDMA_STATUS 0x24 #define IOPB_SCSI_BYTE_CNT 0x25 #define IOPB_HOST_BYTE_CNT 0x26 #define IOPB_BYTE_LEFT_TO_XFER 0x27 #define IOPB_BYTE_TO_XFER_0 0x28 #define IOPB_BYTE_TO_XFER_1 0x29 #define IOPB_BYTE_TO_XFER_2 0x2A #define IOPB_BYTE_TO_XFER_3 0x2B #define IOPB_ACC_GRP 0x2C #define IOPB_RES_ADDR_2D 0x2D #define IOPB_DEV_ID 0x2E #define IOPB_RES_ADDR_2F 0x2F #define IOPB_SCSI_DATA 0x30 #define IOPB_RES_ADDR_31 0x31 #define IOPB_RES_ADDR_32 0x32 #define IOPB_SCSI_DATA_HSHK 0x33 #define IOPB_SCSI_CTRL 0x34 #define IOPB_RES_ADDR_35 0x35 #define IOPB_RES_ADDR_36 0x36 #define IOPB_RES_ADDR_37 0x37 #define IOPB_RES_ADDR_38 0x38 #define IOPB_RES_ADDR_39 0x39 #define IOPB_RES_ADDR_3A 0x3A #define IOPB_RES_ADDR_3B 0x3B #define IOPB_RFIFO_CNT 0x3C #define IOPB_RES_ADDR_3D 0x3D #define IOPB_RES_ADDR_3E 0x3E #define IOPB_RES_ADDR_3F 0x3F /* * Word I/O register address from base of 'iop_base'. */ #define IOPW_CHIP_ID_0 0x00 /* CID0 */ #define IOPW_CTRL_REG 0x02 /* CC */ #define IOPW_RAM_ADDR 0x04 /* LA */ #define IOPW_RAM_DATA 0x06 /* LD */ #define IOPW_RES_ADDR_08 0x08 #define IOPW_RISC_CSR 0x0A /* CSR */ #define IOPW_SCSI_CFG0 0x0C /* CFG0 */ #define IOPW_SCSI_CFG1 0x0E /* CFG1 */ #define IOPW_RES_ADDR_10 0x10 #define IOPW_SEL_MASK 0x12 /* SM */ #define IOPW_RES_ADDR_14 0x14 #define IOPW_FLASH_ADDR 0x16 /* FA */ #define IOPW_RES_ADDR_18 0x18 #define IOPW_EE_CMD 0x1A /* EC */ #define IOPW_EE_DATA 0x1C /* ED */ #define IOPW_SFIFO_CNT 0x1E /* SFC */ #define IOPW_RES_ADDR_20 0x20 #define IOPW_Q_BASE 0x22 /* QB */ #define IOPW_QP 0x24 /* QP */ #define IOPW_IX 0x26 /* IX */ #define IOPW_SP 0x28 /* SP */ #define IOPW_PC 0x2A /* PC */ #define IOPW_RES_ADDR_2C 0x2C #define IOPW_RES_ADDR_2E 0x2E #define IOPW_SCSI_DATA 0x30 /* SD */ #define IOPW_SCSI_DATA_HSHK 0x32 /* SDH */ #define IOPW_SCSI_CTRL 0x34 /* SC */ #define IOPW_HSHK_CFG 0x36 /* HCFG */ #define IOPW_SXFR_STATUS 0x36 /* SXS */ #define IOPW_SXFR_CNTL 0x38 /* SXL */ #define IOPW_SXFR_CNTH 0x3A /* SXH */ #define IOPW_RES_ADDR_3C 0x3C #define IOPW_RFIFO_DATA 0x3E /* RFD */ /* * Doubleword I/O register address from base of 'iop_base'. */ #define IOPDW_RES_ADDR_0 0x00 #define IOPDW_RAM_DATA 0x04 #define IOPDW_RES_ADDR_8 0x08 #define IOPDW_RES_ADDR_C 0x0C #define IOPDW_RES_ADDR_10 0x10 #define IOPDW_RES_ADDR_14 0x14 #define IOPDW_RES_ADDR_18 0x18 #define IOPDW_RES_ADDR_1C 0x1C #define IOPDW_SDMA_ADDR0 0x20 #define IOPDW_SDMA_ADDR1 0x24 #define IOPDW_SDMA_COUNT 0x28 #define IOPDW_SDMA_ERROR 0x2C #define IOPDW_RDMA_ADDR0 0x30 #define IOPDW_RDMA_ADDR1 0x34 #define IOPDW_RDMA_COUNT 0x38 #define IOPDW_RDMA_ERROR 0x3C #define ADV_CHIP_ID_BYTE 0x25 #define ADV_CHIP_ID_WORD 0x04C1 #define ADV_SC_SCSI_BUS_RESET 0x2000 #define ADV_INTR_ENABLE_HOST_INTR 0x01 #define ADV_INTR_ENABLE_SEL_INTR 0x02 #define ADV_INTR_ENABLE_DPR_INTR 0x04 #define ADV_INTR_ENABLE_RTA_INTR 0x08 #define ADV_INTR_ENABLE_RMA_INTR 0x10 #define ADV_INTR_ENABLE_RST_INTR 0x20 #define ADV_INTR_ENABLE_DPE_INTR 0x40 #define ADV_INTR_ENABLE_GLOBAL_INTR 0x80 #define ADV_INTR_STATUS_INTRA 0x01 #define ADV_INTR_STATUS_INTRB 0x02 #define ADV_INTR_STATUS_INTRC 0x04 #define ADV_RISC_CSR_STOP (0x0000) #define ADV_RISC_TEST_COND (0x2000) #define ADV_RISC_CSR_RUN (0x4000) #define ADV_RISC_CSR_SINGLE_STEP (0x8000) #define ADV_CTRL_REG_HOST_INTR 0x0100 #define ADV_CTRL_REG_SEL_INTR 0x0200 #define ADV_CTRL_REG_DPR_INTR 0x0400 #define ADV_CTRL_REG_RTA_INTR 0x0800 #define ADV_CTRL_REG_RMA_INTR 0x1000 #define ADV_CTRL_REG_RES_BIT14 0x2000 #define ADV_CTRL_REG_DPE_INTR 0x4000 #define ADV_CTRL_REG_POWER_DONE 0x8000 #define ADV_CTRL_REG_ANY_INTR 0xFF00 #define ADV_CTRL_REG_CMD_RESET 0x00C6 #define ADV_CTRL_REG_CMD_WR_IO_REG 0x00C5 #define ADV_CTRL_REG_CMD_RD_IO_REG 0x00C4 #define ADV_CTRL_REG_CMD_WR_PCI_CFG_SPACE 0x00C3 #define ADV_CTRL_REG_CMD_RD_PCI_CFG_SPACE 0x00C2 #define ADV_SCSI_CTRL_RSTOUT 0x2000 #define AdvIsIntPending(port) \ (AdvReadWordRegister(port, IOPW_CTRL_REG) & ADV_CTRL_REG_HOST_INTR) /* * SCSI_CFG0 Register bit definitions */ #define TIMER_MODEAB 0xC000 /* Watchdog, Second, and Select. Timer Ctrl. */ #define PARITY_EN 0x2000 /* Enable SCSI Parity Error detection */ #define EVEN_PARITY 0x1000 /* Select Even Parity */ #define WD_LONG 0x0800 /* Watchdog Interval, 1: 57 min, 0: 13 sec */ #define QUEUE_128 0x0400 /* Queue Size, 1: 128 byte, 0: 64 byte */ #define PRIM_MODE 0x0100 /* Primitive SCSI mode */ #define SCAM_EN 0x0080 /* Enable SCAM selection */ #define SEL_TMO_LONG 0x0040 /* Sel/Resel Timeout, 1: 400 ms, 0: 1.6 ms */ #define CFRM_ID 0x0020 /* SCAM id sel. confirm., 1: fast, 0: 6.4 ms */ #define OUR_ID_EN 0x0010 /* Enable OUR_ID bits */ #define OUR_ID 0x000F /* SCSI ID */ /* * SCSI_CFG1 Register bit definitions */ #define BIG_ENDIAN 0x8000 /* Enable Big Endian Mode MIO:15, EEP:15 */ #define TERM_POL 0x2000 /* Terminator Polarity Ctrl. MIO:13, EEP:13 */ #define SLEW_RATE 0x1000 /* SCSI output buffer slew rate */ #define FILTER_SEL 0x0C00 /* Filter Period Selection */ #define FLTR_DISABLE 0x0000 /* Input Filtering Disabled */ #define FLTR_11_TO_20NS 0x0800 /* Input Filtering 11ns to 20ns */ #define FLTR_21_TO_39NS 0x0C00 /* Input Filtering 21ns to 39ns */ #define ACTIVE_DBL 0x0200 /* Disable Active Negation */ #define DIFF_MODE 0x0100 /* SCSI differential Mode (Read-Only) */ #define DIFF_SENSE 0x0080 /* 1: No SE cables, 0: SE cable (Read-Only) */ #define TERM_CTL_SEL 0x0040 /* Enable TERM_CTL_H and TERM_CTL_L */ #define TERM_CTL 0x0030 /* External SCSI Termination Bits */ #define TERM_CTL_H 0x0020 /* Enable External SCSI Upper Termination */ #define TERM_CTL_L 0x0010 /* Enable External SCSI Lower Termination */ #define CABLE_DETECT 0x000F /* External SCSI Cable Connection Status */ #define CABLE_ILLEGAL_A 0x7 /* x 0 0 0 | on on | Illegal (all 3 connectors are used) */ #define CABLE_ILLEGAL_B 0xB /* 0 x 0 0 | on on | Illegal (all 3 connectors are used) */ /* The following table details the SCSI_CFG1 Termination Polarity, Termination Control and Cable Detect bits. Cable Detect | Termination Bit 3 2 1 0 | 5 4 | Notes _____________|________|____________________ 1 1 1 0 | on on | Internal wide only 1 1 0 1 | on on | Internal narrow only 1 0 1 1 | on on | External narrow only 0 x 1 1 | on on | External wide only 1 1 0 0 | on off| Internal wide and internal narrow 1 0 1 0 | on off| Internal wide and external narrow 0 x 1 0 | off off| Internal wide and external wide 1 0 0 1 | on off| Internal narrow and external narrow 0 x 0 1 | on off| Internal narrow and external wide 1 1 1 1 | on on | No devices are attached x 0 0 0 | on on | Illegal (all 3 connectors are used) 0 x 0 0 | on on | Illegal (all 3 connectors are used) x means don't-care (either '0' or '1') If term_pol (bit 13) is '0' (active-low terminator enable), then: 'on' is '0' and 'off' is '1'. If term_pol bit is '1' (meaning active-hi terminator enable), then: 'on' is '1' and 'off' is '0'. */ /* * MEM_CFG Register bit definitions */ #define BIOS_EN 0x40 /* BIOS Enable MIO:14,EEP:14 */ #define FAST_EE_CLK 0x20 /* Diagnostic Bit */ #define RAM_SZ 0x1C /* Specify size of RAM to RISC */ #define RAM_SZ_2KB 0x00 /* 2 KB */ #define RAM_SZ_4KB 0x04 /* 4 KB */ #define RAM_SZ_8KB 0x08 /* 8 KB */ #define RAM_SZ_16KB 0x0C /* 16 KB */ #define RAM_SZ_32KB 0x10 /* 32 KB */ #define RAM_SZ_64KB 0x14 /* 64 KB */ /* * DMA_CFG0 Register bit definitions * * This register is only accessible to the host. */ #define BC_THRESH_ENB 0x80 /* PCI DMA Start Conditions */ #define FIFO_THRESH 0x70 /* PCI DMA FIFO Threshold */ #define FIFO_THRESH_16B 0x00 /* 16 bytes */ #define FIFO_THRESH_32B 0x20 /* 32 bytes */ #define FIFO_THRESH_48B 0x30 /* 48 bytes */ #define FIFO_THRESH_64B 0x40 /* 64 bytes */ #define FIFO_THRESH_80B 0x50 /* 80 bytes (default) */ #define FIFO_THRESH_96B 0x60 /* 96 bytes */ #define FIFO_THRESH_112B 0x70 /* 112 bytes */ #define START_CTL 0x0C /* DMA start conditions */ #define START_CTL_TH 0x00 /* Wait threshold level (default) */ #define START_CTL_ID 0x04 /* Wait SDMA/SBUS idle */ #define START_CTL_THID 0x08 /* Wait threshold and SDMA/SBUS idle */ #define START_CTL_EMFU 0x0C /* Wait SDMA FIFO empty/full */ #define READ_CMD 0x03 /* Memory Read Method */ #define READ_CMD_MR 0x00 /* Memory Read */ #define READ_CMD_MRL 0x02 /* Memory Read Long */ #define READ_CMD_MRM 0x03 /* Memory Read Multiple (default) */ /* a_advlib.h */ /* * Adv Library Status Definitions */ #define ADV_TRUE 1 #define ADV_FALSE 0 #define ADV_NOERROR 1 #define ADV_SUCCESS 1 #define ADV_BUSY 0 #define ADV_ERROR (-1) /* * ASC_DVC_VAR 'warn_code' values */ #define ASC_WARN_EEPROM_CHKSUM 0x0002 /* EEP check sum error */ #define ASC_WARN_EEPROM_TERMINATION 0x0004 /* EEP termination bad field */ #define ASC_WARN_SET_PCI_CONFIG_SPACE 0x0080 /* PCI config space set error */ #define ASC_WARN_ERROR 0xFFFF /* ADV_ERROR return */ #define ADV_MAX_TID 15 /* max. target identifier */ #define ADV_MAX_LUN 7 /* max. logical unit number */ /* * AscInitGetConfig() and AscInitAsc1000Driver() Definitions * * Error code values are set in ASC_DVC_VAR 'err_code'. */ #define ASC_IERR_WRITE_EEPROM 0x0001 /* write EEPROM error */ #define ASC_IERR_MCODE_CHKSUM 0x0002 /* micro code check sum error */ #define ASC_IERR_START_STOP_CHIP 0x0008 /* start/stop chip failed */ #define ASC_IERR_CHIP_VERSION 0x0040 /* wrong chip version */ #define ASC_IERR_SET_SCSI_ID 0x0080 /* set SCSI ID failed */ #define ASC_IERR_BAD_SIGNATURE 0x0200 /* signature not found */ #define ASC_IERR_ILLEGAL_CONNECTION 0x0400 /* Illegal cable connection */ #define ASC_IERR_SINGLE_END_DEVICE 0x0800 /* Single-end used w/differential */ #define ASC_IERR_REVERSED_CABLE 0x1000 /* Narrow flat cable reversed */ #define ASC_IERR_RW_LRAM 0x8000 /* read/write local RAM error */ /* * Fixed locations of microcode operating variables. */ #define ASC_MC_CODE_BEGIN_ADDR 0x0028 /* microcode start address */ #define ASC_MC_CODE_END_ADDR 0x002A /* microcode end address */ #define ASC_MC_CODE_CHK_SUM 0x002C /* microcode code checksum */ #define ASC_MC_STACK_BEGIN 0x002E /* microcode stack begin */ #define ASC_MC_STACK_END 0x0030 /* microcode stack end */ #define ASC_MC_VERSION_DATE 0x0038 /* microcode version */ #define ASC_MC_VERSION_NUM 0x003A /* microcode number */ #define ASCV_VER_SERIAL_W 0x003C /* used in dos_init */ #define ASC_MC_BIOSMEM 0x0040 /* BIOS RISC Memory Start */ #define ASC_MC_BIOSLEN 0x0050 /* BIOS RISC Memory Length */ #define ASC_MC_HALTCODE 0x0094 /* microcode halt code */ #define ASC_MC_CALLERPC 0x0096 /* microcode halt caller PC */ #define ASC_MC_ADAPTER_SCSI_ID 0x0098 /* one ID byte + reserved */ #define ASC_MC_ULTRA_ABLE 0x009C #define ASC_MC_SDTR_ABLE 0x009E #define ASC_MC_TAGQNG_ABLE 0x00A0 #define ASC_MC_DISC_ENABLE 0x00A2 #define ASC_MC_IDLE_CMD 0x00A6 #define ASC_MC_IDLE_PARA_STAT 0x00A8 #define ASC_MC_DEFAULT_SCSI_CFG0 0x00AC #define ASC_MC_DEFAULT_SCSI_CFG1 0x00AE #define ASC_MC_DEFAULT_MEM_CFG 0x00B0 #define ASC_MC_DEFAULT_SEL_MASK 0x00B2 #define ASC_MC_RISC_NEXT_READY 0x00B4 #define ASC_MC_RISC_NEXT_DONE 0x00B5 #define ASC_MC_SDTR_DONE 0x00B6 #define ASC_MC_NUMBER_OF_QUEUED_CMD 0x00C0 #define ASC_MC_NUMBER_OF_MAX_CMD 0x00D0 #define ASC_MC_DEVICE_HSHK_CFG_TABLE 0x0100 #define ASC_MC_WDTR_ABLE 0x0120 /* Wide Transfer TID bitmask. */ #define ASC_MC_CONTROL_FLAG 0x0122 /* Microcode control flag. */ #define ASC_MC_WDTR_DONE 0x0124 #define ASC_MC_HOST_NEXT_READY 0x0128 /* Host Next Ready RQL Entry. */ #define ASC_MC_HOST_NEXT_DONE 0x0129 /* Host Next Done RQL Entry. */ /* * BIOS LRAM variable absolute offsets. */ #define BIOS_CODESEG 0x54 #define BIOS_CODELEN 0x56 #define BIOS_SIGNATURE 0x58 #define BIOS_VERSION 0x5A #define BIOS_SIGNATURE 0x58 /* * Microcode Control Flags * * Flags set by the Adv Library in RISC variable 'control_flag' (0x122) * and handled by the microcode. */ #define CONTROL_FLAG_IGNORE_PERR 0x0001 /* Ignore DMA Parity Errors */ /* * ASC_MC_DEVICE_HSHK_CFG_TABLE microcode table or HSHK_CFG register format */ #define HSHK_CFG_WIDE_XFR 0x8000 #define HSHK_CFG_RATE 0x0F00 #define HSHK_CFG_OFFSET 0x001F /* * LRAM RISC Queue Lists (LRAM addresses 0x1200 - 0x19FF) * * Each of the 255 Adv Library/Microcode RISC queue lists or mailboxes * starting at LRAM address 0x1200 is 8 bytes and has the following * structure. Only 253 of these are actually used for command queues. */ #define ASC_MC_RISC_Q_LIST_BASE 0x1200 #define ASC_MC_RISC_Q_LIST_SIZE 0x0008 #define ASC_MC_RISC_Q_TOTAL_CNT 0x00FF /* Num. queue slots in LRAM. */ #define ASC_MC_RISC_Q_FIRST 0x0001 #define ASC_MC_RISC_Q_LAST 0x00FF #define ASC_DEF_MAX_HOST_QNG 0xFD /* Max. number of host commands (253) */ #define ASC_DEF_MIN_HOST_QNG 0x10 /* Min. number of host commands (16) */ #define ASC_DEF_MAX_DVC_QNG 0x3F /* Max. number commands per device (63) */ #define ASC_DEF_MIN_DVC_QNG 0x04 /* Min. number commands per device (4) */ /* RISC Queue List structure - 8 bytes */ #define RQL_FWD 0 /* forward pointer (1 byte) */ #define RQL_BWD 1 /* backward pointer (1 byte) */ #define RQL_STATE 2 /* state byte - free, ready, done, aborted (1 byte) */ #define RQL_TID 3 /* request target id (1 byte) */ #define RQL_PHYADDR 4 /* request physical pointer (4 bytes) */ /* RISC Queue List state values */ #define ASC_MC_QS_FREE 0x00 #define ASC_MC_QS_READY 0x01 #define ASC_MC_QS_DONE 0x40 #define ASC_MC_QS_ABORTED 0x80 /* RISC Queue List pointer values */ #define ASC_MC_NULL_Q 0x00 /* NULL_Q == 0 */ #define ASC_MC_BIOS_Q 0xFF /* BIOS_Q = 255 */ /* ASC_SCSI_REQ_Q 'cntl' field values */ #define ASC_MC_QC_START_MOTOR 0x02 /* Issue start motor. */ #define ASC_MC_QC_NO_OVERRUN 0x04 /* Don't report overrun. */ #define ASC_MC_QC_FIRST_DMA 0x08 /* Internal microcode flag. */ #define ASC_MC_QC_ABORTED 0x10 /* Request aborted by host. */ #define ASC_MC_QC_REQ_SENSE 0x20 /* Auto-Request Sense. */ #define ASC_MC_QC_DOS_REQ 0x80 /* Request issued by DOS. */ /* * ASC_SCSI_REQ_Q 'a_flag' definitions * * The Adv Library should limit use to the lower nibble (4 bits) of * a_flag. Drivers are free to use the upper nibble (4 bits) of a_flag. */ #define ADV_POLL_REQUEST 0x01 /* poll for request completion */ #define ADV_SCSIQ_DONE 0x02 /* request done */ /* * Adapter temporary configuration structure * * This structure can be discarded after initialization. Don't add * fields here needed after initialization. * * Field naming convention: * * *_enable indicates the field enables or disables a feature. The * value of the field is never reset. */ typedef struct adv_dvc_cfg { ushort disc_enable; /* enable disconnection */ uchar chip_version; /* chip version */ uchar termination; /* Term. Ctrl. bits 6-5 of SCSI_CFG1 register */ ushort pci_device_id; /* PCI device code number */ ushort lib_version; /* Adv Library version number */ ushort control_flag; /* Microcode Control Flag */ ushort mcode_date; /* Microcode date */ ushort mcode_version; /* Microcode version */ ushort pci_slot_info; /* high byte device/function number */ /* bits 7-3 device num., bits 2-0 function num. */ /* low byte bus num. */ ushort bios_boot_wait; /* BIOS boot time delay */ ushort serial1; /* EEPROM serial number word 1 */ ushort serial2; /* EEPROM serial number word 2 */ ushort serial3; /* EEPROM serial number word 3 */ } ADV_DVC_CFG; /* * Adapter operation variable structure. * * One structure is required per host adapter. * * Field naming convention: * * *_able indicates both whether a feature should be enabled or disabled * and whether a device isi capable of the feature. At initialization * this field may be set, but later if a device is found to be incapable * of the feature, the field is cleared. */ typedef struct adv_dvc_var { AdvPortAddr iop_base; /* I/O port address */ ushort err_code; /* fatal error code */ ushort bios_ctrl; /* BIOS control word, EEPROM word 12 */ Ptr2Func isr_callback; /* pointer to function, called in AdvISR() */ Ptr2Func sbreset_callback; /* pointer to function, called in AdvISR() */ ushort wdtr_able; /* try WDTR for a device */ ushort sdtr_able; /* try SDTR for a device */ ushort ultra_able; /* try SDTR Ultra speed for a device */ ushort tagqng_able; /* try tagged queuing with a device */ uchar max_dvc_qng; /* maximum number of tagged commands per device */ ushort start_motor; /* start motor command allowed */ uchar scsi_reset_wait; /* delay in seconds after scsi bus reset */ uchar chip_no; /* should be assigned by caller */ uchar max_host_qng; /* maximum number of Q'ed command allowed */ uchar cur_host_qng; /* total number of queue command */ uchar irq_no; /* IRQ number */ ushort no_scam; /* scam_tolerant of EEPROM */ ushort idle_cmd_done; /* microcode idle command done set by AdvISR() */ ulong drv_ptr; /* driver pointer to private structure */ uchar chip_scsi_id; /* chip SCSI target ID */ /* * Note: The following fields will not be used after initialization. The * driver may discard the buffer after initialization is done. */ ADV_DVC_CFG *cfg; /* temporary configuration structure */ } ADV_DVC_VAR; #define NO_OF_SG_PER_BLOCK 15 typedef struct asc_sg_block { uchar reserved1; uchar reserved2; uchar first_entry_no; /* starting entry number */ uchar last_entry_no; /* last entry number */ struct asc_sg_block *sg_ptr; /* links to the next sg block */ struct { ulong sg_addr; /* SG element address */ ulong sg_count; /* SG element count */ } sg_list[NO_OF_SG_PER_BLOCK]; } ADV_SG_BLOCK; /* * ASC_SCSI_REQ_Q - microcode request structure * * All fields in this structure up to byte 60 are used by the microcode. * The microcode makes assumptions about the size and ordering of fields * in this structure. Do not change the structure definition here without * coordinating the change with the microcode. */ typedef struct adv_scsi_req_q { uchar cntl; /* Ucode flags and state (ASC_MC_QC_*). */ uchar sg_entry_cnt; /* SG element count. Zero for no SG. */ uchar target_id; /* Device target identifier. */ uchar target_lun; /* Device target logical unit number. */ ulong data_addr; /* Data buffer physical address. */ ulong data_cnt; /* Data count. Ucode sets to residual. */ ulong sense_addr; /* Sense buffer physical address. */ ulong srb_ptr; /* Driver request pointer. */ uchar a_flag; /* Adv Library flag field. */ uchar sense_len; /* Auto-sense length. Ucode sets to residual. */ uchar cdb_len; /* SCSI CDB length. */ uchar tag_code; /* SCSI-2 Tag Queue Code: 00, 20-22. */ uchar done_status; /* Completion status. */ uchar scsi_status; /* SCSI status byte. */ uchar host_status; /* Ucode host status. */ uchar ux_sg_ix; /* Ucode working SG variable. */ uchar cdb[12]; /* SCSI command block. */ ulong sg_real_addr; /* SG list physical address. */ struct adv_scsi_req_q *free_scsiq_link; ulong ux_wk_data_cnt; /* Saved data count at disconnection. */ struct adv_scsi_req_q *scsiq_ptr; ADV_SG_BLOCK *sg_list_ptr; /* SG list virtual address. */ /* * End of microcode structure - 60 bytes. The rest of the structure * is used by the Adv Library and ignored by the microcode. */ ulong vsense_addr; /* Sense buffer virtual address. */ ulong vdata_addr; /* Data buffer virtual address. */ uchar orig_sense_len; /* Original length of sense buffer. */ } ADV_SCSI_REQ_Q; /* BIOS - 70 bytes, DOS - 76 bytes, W95, WNT - 69 bytes */ /* * Microcode idle loop commands */ #define IDLE_CMD_COMPLETED 0 #define IDLE_CMD_STOP_CHIP 0x0001 #define IDLE_CMD_STOP_CHIP_SEND_INT 0x0002 #define IDLE_CMD_SEND_INT 0x0004 #define IDLE_CMD_ABORT 0x0008 #define IDLE_CMD_DEVICE_RESET 0x0010 #define IDLE_CMD_SCSI_RESET 0x0020 /* * AdvSendIdleCmd() flag definitions. */ #define ADV_NOWAIT 0x01 /* * Wait loop time out values. */ #define SCSI_WAIT_10_SEC 10 /* 10 seconds */ #define SCSI_MS_PER_SEC 1000 /* milliseconds per second */ /* * Device drivers must define the following functions. */ STATIC int DvcEnterCritical(void); STATIC void DvcLeaveCritical(int); STATIC void DvcSleepMilliSecond(ulong); STATIC uchar DvcAdvReadPCIConfigByte(ADV_DVC_VAR *, ushort); STATIC void DvcAdvWritePCIConfigByte(ADV_DVC_VAR *, ushort, uchar); STATIC ulong DvcGetPhyAddr(ADV_DVC_VAR *, ADV_SCSI_REQ_Q *, uchar *, long *, int); STATIC void DvcDelayMicroSecond(ADV_DVC_VAR *, ushort); /* * Adv Library functions available to drivers. */ STATIC int AdvExeScsiQueue(ADV_DVC_VAR *, ADV_SCSI_REQ_Q *); STATIC int AdvISR(ADV_DVC_VAR *); STATIC int AdvInitGetConfig(ADV_DVC_VAR *); STATIC int AdvInitAsc3550Driver(ADV_DVC_VAR *); STATIC int AdvResetSB(ADV_DVC_VAR *); /* * Internal Adv Library functions. */ STATIC int AdvSendIdleCmd(ADV_DVC_VAR *, ushort, ulong, int); STATIC void AdvResetChip(ADV_DVC_VAR *); STATIC int AdvSendScsiCmd(ADV_DVC_VAR *, ADV_SCSI_REQ_Q *); STATIC void AdvInquiryHandling(ADV_DVC_VAR *, ADV_SCSI_REQ_Q *); STATIC int AdvInitFromEEP(ADV_DVC_VAR *); STATIC ushort AdvGetEEPConfig(AdvPortAddr, ADVEEP_CONFIG *); STATIC void AdvSetEEPConfig(AdvPortAddr, ADVEEP_CONFIG *); STATIC void AdvWaitEEPCmd(AdvPortAddr); STATIC ushort AdvReadEEPWord(AdvPortAddr, int); STATIC void AdvResetSCSIBus(ADV_DVC_VAR *); /* * PCI Bus Definitions */ #define AscPCICmdRegBits_BusMastering 0x0007 #define AscPCICmdRegBits_ParErrRespCtrl 0x0040 #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,0) /* Read byte from a register. */ #define AdvReadByteRegister(iop_base, reg_off) \ (inp((iop_base) + (reg_off))) /* Write byte to a register. */ #define AdvWriteByteRegister(iop_base, reg_off, byte) \ (outp((iop_base) + (reg_off), (byte))) /* Read word (2 bytes) from a register. */ #define AdvReadWordRegister(iop_base, reg_off) \ (inpw((iop_base) + (reg_off))) /* Write word (2 bytes) to a register. */ #define AdvWriteWordRegister(iop_base, reg_off, word) \ (outpw((iop_base) + (reg_off), (word))) /* Read byte from LRAM. */ #define AdvReadByteLram(iop_base, addr, byte) \ do { \ outpw((iop_base) + IOPW_RAM_ADDR, (addr)); \ (byte) = inp((iop_base) + IOPB_RAM_DATA); \ } while (0) /* Write byte to LRAM. */ #define AdvWriteByteLram(iop_base, addr, byte) \ (outpw((iop_base) + IOPW_RAM_ADDR, (addr)), \ outp((iop_base) + IOPB_RAM_DATA, (byte))) /* Read word (2 bytes) from LRAM. */ #define AdvReadWordLram(iop_base, addr, word) \ do { \ outpw((iop_base) + IOPW_RAM_ADDR, (addr)); \ (word) = inpw((iop_base) + IOPW_RAM_DATA); \ } while (0) /* Write word (2 bytes) to LRAM. */ #define AdvWriteWordLram(iop_base, addr, word) \ (outpw((iop_base) + IOPW_RAM_ADDR, (addr)), \ outpw((iop_base) + IOPW_RAM_DATA, (word))) /* Write double word (4 bytes) to LRAM */ /* Because of unspecified C language ordering don't use auto-increment. */ #define AdvWriteDWordLram(iop_base, addr, dword) \ ((outpw((iop_base) + IOPW_RAM_ADDR, (addr)), \ outpw((iop_base) + IOPW_RAM_DATA, (ushort) ((dword) & 0xFFFF))), \ (outpw((iop_base) + IOPW_RAM_ADDR, (addr) + 2), \ outpw((iop_base) + IOPW_RAM_DATA, (ushort) ((dword >> 16) & 0xFFFF)))) /* Read word (2 bytes) from LRAM assuming that the address is already set. */ #define AdvReadWordAutoIncLram(iop_base) \ (inpw((iop_base) + IOPW_RAM_DATA)) /* Write word (2 bytes) to LRAM assuming that the address is already set. */ #define AdvWriteWordAutoIncLram(iop_base, word) \ (outpw((iop_base) + IOPW_RAM_DATA, (word))) #else /* version >= v1,3,0 */ /* Read byte from a register. */ #define AdvReadByteRegister(iop_base, reg_off) \ (ADV_MEM_READB((iop_base) + (reg_off))) /* Write byte to a register. */ #define AdvWriteByteRegister(iop_base, reg_off, byte) \ (ADV_MEM_WRITEB((iop_base) + (reg_off), (byte))) /* Read word (2 bytes) from a register. */ #define AdvReadWordRegister(iop_base, reg_off) \ (ADV_MEM_READW((iop_base) + (reg_off))) /* Write word (2 bytes) to a register. */ #define AdvWriteWordRegister(iop_base, reg_off, word) \ (ADV_MEM_WRITEW((iop_base) + (reg_off), (word))) /* Read byte from LRAM. */ #define AdvReadByteLram(iop_base, addr, byte) \ do { \ ADV_MEM_WRITEW((iop_base) + IOPW_RAM_ADDR, (addr)); \ (byte) = ADV_MEM_READB((iop_base) + IOPB_RAM_DATA); \ } while (0) /* Write byte to LRAM. */ #define AdvWriteByteLram(iop_base, addr, byte) \ (ADV_MEM_WRITEW((iop_base) + IOPW_RAM_ADDR, (addr)), \ ADV_MEM_WRITEB((iop_base) + IOPB_RAM_DATA, (byte))) /* Read word (2 bytes) from LRAM. */ #define AdvReadWordLram(iop_base, addr, word) \ do { \ ADV_MEM_WRITEW((iop_base) + IOPW_RAM_ADDR, (addr)); \ (word) = ADV_MEM_READW((iop_base) + IOPW_RAM_DATA); \ } while (0) /* Write word (2 bytes) to LRAM. */ #define AdvWriteWordLram(iop_base, addr, word) \ (ADV_MEM_WRITEW((iop_base) + IOPW_RAM_ADDR, (addr)), \ ADV_MEM_WRITEW((iop_base) + IOPW_RAM_DATA, (word))) /* Write double word (4 bytes) to LRAM */ /* Because of unspecified C language ordering don't use auto-increment. */ #define AdvWriteDWordLram(iop_base, addr, dword) \ ((ADV_MEM_WRITEW((iop_base) + IOPW_RAM_ADDR, (addr)), \ ADV_MEM_WRITEW((iop_base) + IOPW_RAM_DATA, \ (ushort) ((dword) & 0xFFFF))), \ (ADV_MEM_WRITEW((iop_base) + IOPW_RAM_ADDR, (addr) + 2), \ ADV_MEM_WRITEW((iop_base) + IOPW_RAM_DATA, \ (ushort) ((dword >> 16) & 0xFFFF)))) /* Read word (2 bytes) from LRAM assuming that the address is already set. */ #define AdvReadWordAutoIncLram(iop_base) \ (ADV_MEM_READW((iop_base) + IOPW_RAM_DATA)) /* Write word (2 bytes) to LRAM assuming that the address is already set. */ #define AdvWriteWordAutoIncLram(iop_base, word) \ (ADV_MEM_WRITEW((iop_base) + IOPW_RAM_DATA, (word))) #endif /* version >= v1,3,0 */ /* * Define macro to check for Condor signature. * * Evaluate to ADV_TRUE if a Condor chip is found the specified port * address 'iop_base'. Otherwise evalue to ADV_FALSE. */ #define AdvFindSignature(iop_base) \ (((AdvReadByteRegister((iop_base), IOPB_CHIP_ID_1) == \ ADV_CHIP_ID_BYTE) && \ (AdvReadWordRegister((iop_base), IOPW_CHIP_ID_0) == \ ADV_CHIP_ID_WORD)) ? ADV_TRUE : ADV_FALSE) /* * Define macro to Return the version number of the chip at 'iop_base'. * * The second parameter 'bus_type' is currently unused. */ #define AdvGetChipVersion(iop_base, bus_type) \ AdvReadByteRegister((iop_base), IOPB_CHIP_TYPE_REV) /* * Abort an SRB in the chip's RISC Memory. The 'srb_ptr' argument must * match the ASC_SCSI_REQ_Q 'srb_ptr' field. * * If the request has not yet been sent to the device it will simply be * aborted from RISC memory. If the request is disconnected it will be * aborted on reselection by sending an Abort Message to the target ID. * * Return value: * ADV_TRUE(1) - Queue was successfully aborted. * ADV_FALSE(0) - Queue was not found on the active queue list. */ #define AdvAbortSRB(asc_dvc, srb_ptr) \ AdvSendIdleCmd((asc_dvc), (ushort) IDLE_CMD_ABORT, \ (ulong) (srb_ptr), 0) /* * Send a Bus Device Reset Message to the specified target ID. * * All outstanding commands will be purged if sending the * Bus Device Reset Message is successful. * * Return Value: * ADV_TRUE(1) - All requests on the target are purged. * ADV_FALSE(0) - Couldn't issue Bus Device Reset Message; Requests * are not purged. */ #define AdvResetDevice(asc_dvc, target_id) \ AdvSendIdleCmd((asc_dvc), (ushort) IDLE_CMD_DEVICE_RESET, \ (ulong) (target_id), 0) /* * SCSI Wide Type definition. */ #define ADV_SCSI_BIT_ID_TYPE ushort /* * AdvInitScsiTarget() 'cntl_flag' options. */ #define ADV_SCAN_LUN 0x01 #define ADV_CAPINFO_NOLUN 0x02 /* * Convert target id to target id bit mask. */ #define ADV_TID_TO_TIDMASK(tid) (0x01 << ((tid) & ADV_MAX_TID)) /* * ASC_SCSI_REQ_Q 'done_status' and 'host_status' return values. */ #define QD_NO_STATUS 0x00 /* Request not completed yet. */ #define QD_NO_ERROR 0x01 #define QD_ABORTED_BY_HOST 0x02 #define QD_WITH_ERROR 0x04 #define QHSTA_NO_ERROR 0x00 #define QHSTA_M_SEL_TIMEOUT 0x11 #define QHSTA_M_DATA_OVER_RUN 0x12 #define QHSTA_M_UNEXPECTED_BUS_FREE 0x13 #define QHSTA_M_QUEUE_ABORTED 0x15 #define QHSTA_M_SXFR_SDMA_ERR 0x16 /* SXFR_STATUS SCSI DMA Error */ #define QHSTA_M_SXFR_SXFR_PERR 0x17 /* SXFR_STATUS SCSI Bus Parity Error */ #define QHSTA_M_RDMA_PERR 0x18 /* RISC PCI DMA parity error */ #define QHSTA_M_SXFR_OFF_UFLW 0x19 /* SXFR_STATUS Offset Underflow */ #define QHSTA_M_SXFR_OFF_OFLW 0x20 /* SXFR_STATUS Offset Overflow */ #define QHSTA_M_SXFR_WD_TMO 0x21 /* SXFR_STATUS Watchdog Timeout */ #define QHSTA_M_SXFR_DESELECTED 0x22 /* SXFR_STATUS Deselected */ /* Note: QHSTA_M_SXFR_XFR_OFLW is identical to QHSTA_M_DATA_OVER_RUN. */ #define QHSTA_M_SXFR_XFR_OFLW 0x12 /* SXFR_STATUS Transfer Overflow */ #define QHSTA_M_SXFR_XFR_PH_ERR 0x24 /* SXFR_STATUS Transfer Phase Error */ #define QHSTA_M_SXFR_UNKNOWN_ERROR 0x25 /* SXFR_STATUS Unknown Error */ #define QHSTA_M_WTM_TIMEOUT 0x41 #define QHSTA_M_BAD_CMPL_STATUS_IN 0x42 #define QHSTA_M_NO_AUTO_REQ_SENSE 0x43 #define QHSTA_M_AUTO_REQ_SENSE_FAIL 0x44 #define QHSTA_M_INVALID_DEVICE 0x45 /* Bad target ID */ typedef int (* ADV_ISR_CALLBACK) (ADV_DVC_VAR *, ADV_SCSI_REQ_Q *); typedef int (* ADV_SBRESET_CALLBACK) (ADV_DVC_VAR *); /* * Default EEPROM Configuration structure defined in a_init.c. */ extern ADVEEP_CONFIG Default_EEPROM_Config; /* * DvcGetPhyAddr() flag arguments */ #define ADV_IS_SCSIQ_FLAG 0x01 /* 'addr' is ASC_SCSI_REQ_Q pointer */ #define ADV_ASCGETSGLIST_VADDR 0x02 /* 'addr' is AscGetSGList() virtual addr */ #define ADV_IS_SENSE_FLAG 0x04 /* 'addr' is sense virtual pointer */ #define ADV_IS_DATA_FLAG 0x08 /* 'addr' is data virtual pointer */ #define ADV_IS_SGLIST_FLAG 0x10 /* 'addr' is sglist virtual pointer */ /* Return the address that is aligned at the next doubleword >= to 'addr'. */ #define ADV_DWALIGN(addr) (((ulong) (addr) + 0x3) & ~0x3) /* * Total contiguous memory needed for driver SG blocks. * * ADV_MAX_SG_LIST must be defined by a driver. It is the maximum * number of scatter-gather elements the driver supports in a * single request. */ #ifndef ADV_MAX_SG_LIST Forced Error: Driver must define ADV_MAX_SG_LIST. #endif /* ADV_MAX_SG_LIST */ #define ADV_SG_LIST_MAX_BYTE_SIZE \ (sizeof(ADV_SG_BLOCK) * \ ((ADV_MAX_SG_LIST + (NO_OF_SG_PER_BLOCK - 1))/NO_OF_SG_PER_BLOCK)) /* * A driver may optionally define the assertion macro ADV_ASSERT() in * its d_os_dep.h file. If the macro has not already been defined, * then define the macro to a no-op. */ #ifndef ADV_ASSERT #define ADV_ASSERT(a) #endif /* ADV_ASSERT */ /* * --- Driver Constants and Macros */ #define ASC_NUM_BOARD_SUPPORTED 16 #define ASC_NUM_IOPORT_PROBE 4 #define ASC_NUM_BUS 4 /* Reference Scsi_Host hostdata */ #define ASC_BOARDP(host) ((asc_board_t *) &((host)->hostdata)) /* asc_board_t flags */ #define ASC_HOST_IN_RESET 0x01 #define ASC_HOST_IN_ABORT 0x02 #define ASC_IS_WIDE_BOARD 0x04 /* AdvanSys Wide Board */ #define ASC_SELECT_QUEUE_DEPTHS 0x08 #define ASC_NARROW_BOARD(boardp) (((boardp)->flags & ASC_IS_WIDE_BOARD) == 0) #define ASC_WIDE_BOARD(boardp) ((boardp)->flags & ASC_IS_WIDE_BOARD) #define NO_ISA_DMA 0xff /* No ISA DMA Channel Used */ /* * If the Linux kernel version supports freeing initialization code * and data after loading, define macros for this purpose. These macros * are not used when the driver is built as a module, cf. linux/init.h. */ #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,23) #define ASC_INITFUNC(func) func #define ASC_INITDATA #define ASC_INIT #else /* version >= v2.1.23 */ #define ASC_INITFUNC(func) __initfunc(func) #define ASC_INITDATA __initdata #define ASC_INIT __init #endif /* version >= v2.1.23 */ #define ASC_INFO_SIZE 128 /* advansys_info() line size */ /* /proc/scsi/advansys/[0...] related definitions */ #define ASC_PRTBUF_SIZE 2048 #define ASC_PRTLINE_SIZE 160 #define ASC_PRT_NEXT() \ if (cp) { \ totlen += len; \ leftlen -= len; \ if (leftlen == 0) { \ return totlen; \ } \ cp += len; \ } #define ASC_MIN(a, b) (((a) < (b)) ? (a) : (b)) /* Asc Library return codes */ #define ASC_TRUE 1 #define ASC_FALSE 0 #define ASC_NOERROR 1 #define ASC_BUSY 0 #define ASC_ERROR (-1) /* Scsi_Cmnd function return codes */ #define STATUS_BYTE(byte) (byte) #define MSG_BYTE(byte) ((byte) << 8) #define HOST_BYTE(byte) ((byte) << 16) #define DRIVER_BYTE(byte) ((byte) << 24) /* * The following definitions and macros are OS independent interfaces to * the queue functions: * REQ - SCSI request structure * REQP - pointer to SCSI request structure * REQPTID(reqp) - reqp's target id * REQPNEXT(reqp) - reqp's next pointer * REQPNEXTP(reqp) - pointer to reqp's next pointer * REQPTIME(reqp) - reqp's time stamp value * REQTIMESTAMP() - system time stamp value */ typedef Scsi_Cmnd REQ, *REQP; #define REQPNEXT(reqp) ((REQP) ((reqp)->host_scribble)) #define REQPNEXTP(reqp) ((REQP *) &((reqp)->host_scribble)) #define REQPTID(reqp) ((reqp)->target) #define REQPTIME(reqp) ((reqp)->SCp.this_residual) #define REQTIMESTAMP() (jiffies) #define REQTIMESTAT(function, ascq, reqp, tid) \ { \ /* * If the request time stamp is less than the system time stamp, then \ * maybe the system time stamp wrapped. Set the request time to zero.\ */ \ if (REQPTIME(reqp) <= REQTIMESTAMP()) { \ REQPTIME(reqp) = REQTIMESTAMP() - REQPTIME(reqp); \ } else { \ /* Indicate an error occurred with the assertion. */ \ ASC_ASSERT(REQPTIME(reqp) <= REQTIMESTAMP()); \ REQPTIME(reqp) = 0; \ } \ /* Handle first minimum time case without external initialization. */ \ if (((ascq)->q_tot_cnt[tid] == 1) || \ (REQPTIME(reqp) < (ascq)->q_min_tim[tid])) { \ (ascq)->q_min_tim[tid] = REQPTIME(reqp); \ ASC_DBG3(1, "%s: new q_min_tim[%d] %u\n", \ (function), (tid), (ascq)->q_min_tim[tid]); \ } \ if (REQPTIME(reqp) > (ascq)->q_max_tim[tid]) { \ (ascq)->q_max_tim[tid] = REQPTIME(reqp); \ ASC_DBG3(1, "%s: new q_max_tim[%d] %u\n", \ (function), tid, (ascq)->q_max_tim[tid]); \ } \ (ascq)->q_tot_tim[tid] += REQPTIME(reqp); \ /* Reset the time stamp field. */ \ REQPTIME(reqp) = 0; \ } /* asc_enqueue() flags */ #define ASC_FRONT 1 #define ASC_BACK 2 /* asc_dequeue_list() argument */ #define ASC_TID_ALL (-1) /* Return non-zero, if the queue is empty. */ #define ASC_QUEUE_EMPTY(ascq) ((ascq)->q_tidmask == 0) /* PCI configuration declarations */ #define PCI_BASE_CLASS_PREDEFINED 0x00 #define PCI_BASE_CLASS_MASS_STORAGE 0x01 #define PCI_BASE_CLASS_NETWORK 0x02 #define PCI_BASE_CLASS_DISPLAY 0x03 #define PCI_BASE_CLASS_MULTIMEDIA 0x04 #define PCI_BASE_CLASS_MEMORY_CONTROLLER 0x05 #define PCI_BASE_CLASS_BRIDGE_DEVICE 0x06 /* MASS STORAGE */ #define PCI_SUB_CLASS_SCSI_CONTROLLER 0x00 #define PCI_SUB_CLASS_IDE_CONTROLLER 0x01 #define PCI_SUB_CLASS_FLOPPY_DISK_CONTROLLER 0x02 #define PCI_SUB_CLASS_IPI_BUS_CONTROLLER 0x03 #define PCI_SUB_CLASS_OTHER_MASS_CONTROLLER 0x80 /* NETWORK CONTROLLER */ #define PCI_SUB_CLASS_ETHERNET_CONTROLLER 0x00 #define PCI_SUB_CLASS_TOKEN_RING_CONTROLLER 0x01 #define PCI_SUB_CLASS_FDDI_CONTROLLER 0x02 #define PCI_SUB_CLASS_OTHER_NETWORK_CONTROLLER 0x80 /* DISPLAY CONTROLLER */ #define PCI_SUB_CLASS_VGA_CONTROLLER 0x00 #define PCI_SUB_CLASS_XGA_CONTROLLER 0x01 #define PCI_SUB_CLASS_OTHER_DISPLAY_CONTROLLER 0x80 /* MULTIMEDIA CONTROLLER */ #define PCI_SUB_CLASS_VIDEO_DEVICE 0x00 #define PCI_SUB_CLASS_AUDIO_DEVICE 0x01 #define PCI_SUB_CLASS_OTHER_MULTIMEDIA_DEVICE 0x80 /* MEMORY CONTROLLER */ #define PCI_SUB_CLASS_RAM_CONTROLLER 0x00 #define PCI_SUB_CLASS_FLASH_CONTROLLER 0x01 #define PCI_SUB_CLASS_OTHER_MEMORY_CONTROLLER 0x80 /* BRIDGE CONTROLLER */ #define PCI_SUB_CLASS_HOST_BRIDGE_CONTROLLER 0x00 #define PCI_SUB_CLASS_ISA_BRIDGE_CONTROLLER 0x01 #define PCI_SUB_CLASS_EISA_BRIDGE_CONTROLLER 0x02 #define PCI_SUB_CLASS_MC_BRIDGE_CONTROLLER 0x03 #define PCI_SUB_CLASS_PCI_TO_PCI_BRIDGE_CONTROLLER 0x04 #define PCI_SUB_CLASS_PCMCIA_BRIDGE_CONTROLLER 0x05 #define PCI_SUB_CLASS_OTHER_BRIDGE_CONTROLLER 0x80 #define PCI_MAX_SLOT 0x1F #define PCI_MAX_BUS 0xFF #define PCI_IOADDRESS_MASK 0xFFFE #define ASC_PCI_VENDORID 0x10CD #define ASC_PCI_DEVICE_ID_CNT 4 /* PCI Device ID count. */ #define ASC_PCI_DEVICE_ID_1100 0x1100 #define ASC_PCI_DEVICE_ID_1200 0x1200 #define ASC_PCI_DEVICE_ID_1300 0x1300 #define ASC_PCI_DEVICE_ID_2300 0x2300 /* PCI IO Port Addresses to generate special cycle */ #define PCI_CONFIG_ADDRESS_MECH1 0x0CF8 #define PCI_CONFIG_DATA_MECH1 0x0CFC #define PCI_CONFIG_FORWARD_REGISTER 0x0CFA /* 0=type 0; 1=type 1; */ #define PCI_CONFIG_BUS_NUMBER_MASK 0x00FF0000 #define PCI_CONFIG_DEVICE_FUNCTION_MASK 0x0000FF00 #define PCI_CONFIG_REGISTER_NUMBER_MASK 0x000000F8 #define PCI_DEVICE_FOUND 0x0000 #define PCI_DEVICE_NOT_FOUND 0xffff #define SUBCLASS_OFFSET 0x0A #define CLASSCODE_OFFSET 0x0B #define VENDORID_OFFSET 0x00 #define DEVICEID_OFFSET 0x02 #ifndef ADVANSYS_STATS #define ASC_STATS(shp, counter) #define ASC_STATS_ADD(shp, counter, count) #else /* ADVANSYS_STATS */ #define ASC_STATS(shp, counter) \ (ASC_BOARDP(shp)->asc_stats.counter++) #define ASC_STATS_ADD(shp, counter, count) \ (ASC_BOARDP(shp)->asc_stats.counter += (count)) #endif /* ADVANSYS_STATS */ #define ASC_CEILING(val, unit) (((val) + ((unit) - 1))/(unit)) /* If the result wraps when calculating tenths, return 0. */ #define ASC_TENTHS(num, den) \ (((10 * ((num)/(den))) > (((num) * 10)/(den))) ? \ 0 : ((((num) * 10)/(den)) - (10 * ((num)/(den))))) /* * Display a message to the console. */ #define ASC_PRINT(s) \ { \ printk("advansys: "); \ printk(s); \ } #define ASC_PRINT1(s, a1) \ { \ printk("advansys: "); \ printk((s), (a1)); \ } #define ASC_PRINT2(s, a1, a2) \ { \ printk("advansys: "); \ printk((s), (a1), (a2)); \ } #define ASC_PRINT3(s, a1, a2, a3) \ { \ printk("advansys: "); \ printk((s), (a1), (a2), (a3)); \ } #define ASC_PRINT4(s, a1, a2, a3, a4) \ { \ printk("advansys: "); \ printk((s), (a1), (a2), (a3), (a4)); \ } #ifndef ADVANSYS_DEBUG #define ASC_DBG(lvl, s) #define ASC_DBG1(lvl, s, a1) #define ASC_DBG2(lvl, s, a1, a2) #define ASC_DBG3(lvl, s, a1, a2, a3) #define ASC_DBG4(lvl, s, a1, a2, a3, a4) #define ASC_DBG_PRT_SCSI_HOST(lvl, s) #define ASC_DBG_PRT_SCSI_CMND(lvl, s) #define ASC_DBG_PRT_ASC_SCSI_Q(lvl, scsiqp) #define ASC_DBG_PRT_ADV_SCSI_REQ_Q(lvl, scsiqp) #define ASC_DBG_PRT_ASC_QDONE_INFO(lvl, qdone) #define ADV_DBG_PRT_ADV_SCSI_REQ_Q(lvl, scsiqp) #define ASC_DBG_PRT_HEX(lvl, name, start, length) #define ASC_DBG_PRT_CDB(lvl, cdb, len) #define ASC_DBG_PRT_SENSE(lvl, sense, len) #define ASC_DBG_PRT_INQUIRY(lvl, inq, len) #else /* ADVANSYS_DEBUG */ /* * Debugging Message Levels: * 0: Errors Only * 1: High-Level Tracing * 2-N: Verbose Tracing */ #define ASC_DBG(lvl, s) \ { \ if (asc_dbglvl >= (lvl)) { \ printk(s); \ } \ } #define ASC_DBG1(lvl, s, a1) \ { \ if (asc_dbglvl >= (lvl)) { \ printk((s), (a1)); \ } \ } #define ASC_DBG2(lvl, s, a1, a2) \ { \ if (asc_dbglvl >= (lvl)) { \ printk((s), (a1), (a2)); \ } \ } #define ASC_DBG3(lvl, s, a1, a2, a3) \ { \ if (asc_dbglvl >= (lvl)) { \ printk((s), (a1), (a2), (a3)); \ } \ } #define ASC_DBG4(lvl, s, a1, a2, a3, a4) \ { \ if (asc_dbglvl >= (lvl)) { \ printk((s), (a1), (a2), (a3), (a4)); \ } \ } #define ASC_DBG_PRT_SCSI_HOST(lvl, s) \ { \ if (asc_dbglvl >= (lvl)) { \ asc_prt_scsi_host(s); \ } \ } #define ASC_DBG_PRT_SCSI_CMND(lvl, s) \ { \ if (asc_dbglvl >= (lvl)) { \ asc_prt_scsi_cmnd(s); \ } \ } #define ASC_DBG_PRT_ASC_SCSI_Q(lvl, scsiqp) \ { \ if (asc_dbglvl >= (lvl)) { \ asc_prt_asc_scsi_q(scsiqp); \ } \ } #define ASC_DBG_PRT_ASC_QDONE_INFO(lvl, qdone) \ { \ if (asc_dbglvl >= (lvl)) { \ asc_prt_asc_qdone_info(qdone); \ } \ } #define ASC_DBG_PRT_ADV_SCSI_REQ_Q(lvl, scsiqp) \ { \ if (asc_dbglvl >= (lvl)) { \ asc_prt_adv_scsi_req_q(scsiqp); \ } \ } #define ASC_DBG_PRT_HEX(lvl, name, start, length) \ { \ if (asc_dbglvl >= (lvl)) { \ asc_prt_hex((name), (start), (length)); \ } \ } #define ASC_DBG_PRT_CDB(lvl, cdb, len) \ ASC_DBG_PRT_HEX((lvl), "CDB", (uchar *) (cdb), (len)); #define ASC_DBG_PRT_SENSE(lvl, sense, len) \ ASC_DBG_PRT_HEX((lvl), "SENSE", (uchar *) (sense), (len)); #define ASC_DBG_PRT_INQUIRY(lvl, inq, len) \ ASC_DBG_PRT_HEX((lvl), "INQUIRY", (uchar *) (inq), (len)); #endif /* ADVANSYS_DEBUG */ #ifndef ADVANSYS_ASSERT #define ASC_ASSERT(a) #else /* ADVANSYS_ASSERT */ #define ASC_ASSERT(a) \ { \ if (!(a)) { \ printk("ASC_ASSERT() Failure: file %s, line %d\n", \ __FILE__, __LINE__); \ } \ } #endif /* ADVANSYS_ASSERT */ /* * --- Driver Structures */ #ifdef ADVANSYS_STATS /* Per board statistics structure */ struct asc_stats { /* Driver Entrypoint Statistics */ ulong command; /* # calls to advansys_command() */ ulong queuecommand; /* # calls to advansys_queuecommand() */ ulong abort; /* # calls to advansys_abort() */ ulong reset; /* # calls to advansys_reset() */ ulong biosparam; /* # calls to advansys_biosparam() */ ulong interrupt; /* # advansys_interrupt() calls */ ulong callback; /* # calls to asc/adv_isr_callback() */ ulong done; /* # calls to request's scsi_done function */ ulong build_error; /* # asc/adv_build_req() ASC_ERROR returns. */ ulong adv_build_noreq; /* # adv_build_req() adv_req_t alloc. fail. */ ulong adv_build_nosg; /* # adv_build_req() adv_sgblk_t alloc. fail. */ /* AscExeScsiQueue()/AdvExeScsiQueue() Statistics */ ulong exe_noerror; /* # ASC_NOERROR returns. */ ulong exe_busy; /* # ASC_BUSY returns. */ ulong exe_error; /* # ASC_ERROR returns. */ ulong exe_unknown; /* # unknown returns. */ /* Data Transfer Statistics */ ulong cont_cnt; /* # non-scatter-gather I/O requests received */ ulong cont_xfer; /* # contiguous transfer 512-bytes */ ulong sg_cnt; /* # scatter-gather I/O requests received */ ulong sg_elem; /* # scatter-gather elements */ ulong sg_xfer; /* # scatter-gather transfer 512-bytes */ }; #endif /* ADVANSYS_STATS */ /* * Request queuing structure */ typedef struct asc_queue { ADV_SCSI_BIT_ID_TYPE q_tidmask; /* queue mask */ REQP q_first[ADV_MAX_TID+1]; /* first queued request */ REQP q_last[ADV_MAX_TID+1]; /* last queued request */ #ifdef ADVANSYS_STATS short q_cur_cnt[ADV_MAX_TID+1]; /* current queue count */ short q_max_cnt[ADV_MAX_TID+1]; /* maximum queue count */ ulong q_tot_cnt[ADV_MAX_TID+1]; /* total enqueue count */ ulong q_tot_tim[ADV_MAX_TID+1]; /* total time queued */ ushort q_max_tim[ADV_MAX_TID+1]; /* maximum time queued */ ushort q_min_tim[ADV_MAX_TID+1]; /* minimum time queued */ #endif /* ADVANSYS_STATS */ } asc_queue_t; /* * Adv Library Request Structures * * The following two se structures are used to process Wide Board requests. * One structure is needed for each command received from the Mid-Level SCSI * driver. * * The ADV_SCSI_REQ_Q structure in adv_req_t is passed to the Adv Library * and microcode with the ADV_SCSI_REQ_Q field 'srb_ptr' pointing to the * adv_req_t. The adv_req_t structure 'cmndp' field in turn points to the * Mid-Level SCSI request structure. * * The adv_sgblk_t structure is used to handle requests that include * scatter-gather elements. */ typedef struct adv_sgblk { ADV_SG_BLOCK sg_block[ADV_NUM_SG_BLOCK + ADV_NUM_PAGE_CROSSING]; uchar align2[4]; /* Sgblock structure padding. */ struct adv_sgblk *next_sgblkp; /* Next scatter-gather structure. */ } adv_sgblk_t; typedef struct adv_req { ADV_SCSI_REQ_Q scsi_req_q; /* Adv Library request structure. */ uchar align1[4]; /* Request structure padding. */ Scsi_Cmnd *cmndp; /* Mid-Level SCSI command pointer. */ adv_sgblk_t *sgblkp; /* Adv Library scatter-gather pointer. */ struct adv_req *next_reqp; /* Next Request Structure. */ } adv_req_t; /* * Structure allocated for each board. * * This structure is allocated by scsi_register() at the end * of the 'Scsi_Host' structure starting at the 'hostdata' * field. It is guaranteed to be allocated from DMA-able memory. */ typedef struct asc_board { int id; /* Board Id */ uint flags; /* Board flags */ union { ASC_DVC_VAR asc_dvc_var; /* Narrow board */ ADV_DVC_VAR adv_dvc_var; /* Wide board */ } dvc_var; union { ASC_DVC_CFG asc_dvc_cfg; /* Narrow board */ ADV_DVC_CFG adv_dvc_cfg; /* Wide board */ } dvc_cfg; asc_queue_t active; /* Active command queue */ asc_queue_t waiting; /* Waiting command queue */ asc_queue_t done; /* Done command queue */ ADV_SCSI_BIT_ID_TYPE init_tidmask; /* Target init./valid mask */ Scsi_Device *device[ADV_MAX_TID+1]; /* Mid-Level Scsi Device */ ushort reqcnt[ADV_MAX_TID+1]; /* Starvation request count */ #if ASC_QUEUE_FLOW_CONTROL ushort nerrcnt[ADV_MAX_TID+1]; /* No error request count */ #endif /* ASC_QUEUE_FLOW_CONTROL */ ADV_SCSI_BIT_ID_TYPE queue_full; /* Queue full mask */ ushort queue_full_cnt[ADV_MAX_TID+1]; /* Queue full count */ union { ASCEEP_CONFIG asc_eep; /* Narrow EEPROM config. */ ADVEEP_CONFIG adv_eep; /* Wide EEPROM config. */ } eep_config; ulong last_reset; /* Saved last reset time */ #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) /* /proc/scsi/advansys/[0...] */ char *prtbuf; /* Statistics Print Buffer */ #endif /* version >= v1.3.0 */ #ifdef ADVANSYS_STATS struct asc_stats asc_stats; /* Board statistics */ #endif /* ADVANSYS_STATS */ /* * The following fields are used only for Narrow Boards. */ /* The following three structures must be in DMA-able memory. */ ASC_SCSI_REQ_Q scsireqq; ASC_CAP_INFO cap_info; ASC_SCSI_INQUIRY inquiry; uchar sdtr_data[ASC_MAX_TID+1]; /* SDTR information */ /* * The following fields are used only for Wide Boards. */ void *ioremap_addr; /* I/O Memory remap address. */ ushort ioport; /* I/O Port address. */ adv_req_t *orig_reqp; /* adv_req_t memory block. */ adv_req_t *adv_reqp; /* Request structures. */ adv_sgblk_t *orig_sgblkp; /* adv_sgblk_t memory block. */ adv_sgblk_t *adv_sgblkp; /* Scatter-gather structures. */ ushort bios_signature; /* BIOS Signature. */ ushort bios_version; /* BIOS Version. */ ushort bios_codeseg; /* BIOS Code Segment. */ ushort bios_codelen; /* BIOS Code Segment Length. */ } asc_board_t; /* * PCI configuration structures */ typedef struct _PCI_DATA_ { uchar type; uchar bus; uchar slot; uchar func; uchar offset; } PCI_DATA; typedef struct _PCI_DEVICE_ { ushort vendorID; ushort deviceID; ushort slotNumber; ushort slotFound; uchar busNumber; uchar maxBusNumber; uchar devFunc; ushort startSlot; ushort endSlot; uchar bridge; uchar type; } PCI_DEVICE; typedef struct _PCI_CONFIG_SPACE_ { ushort vendorID; ushort deviceID; ushort command; ushort status; uchar revision; uchar classCode[3]; uchar cacheSize; uchar latencyTimer; uchar headerType; uchar bist; ulong baseAddress[6]; ushort reserved[4]; ulong optionRomAddr; ushort reserved2[4]; uchar irqLine; uchar irqPin; uchar minGnt; uchar maxLatency; } PCI_CONFIG_SPACE; /* * --- Driver Data */ /* Note: All driver global data should be initialized. */ #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) struct proc_dir_entry proc_scsi_advansys = { PROC_SCSI_ADVANSYS, /* unsigned short low_ino */ 8, /* unsigned short namelen */ "advansys", /* const char *name */ S_IFDIR | S_IRUGO | S_IXUGO, /* mode_t mode */ 2 /* nlink_t nlink */ }; #endif /* version >= v1.3.0 */ /* Number of boards detected in system. */ STATIC int asc_board_count = 0; STATIC struct Scsi_Host *asc_host[ASC_NUM_BOARD_SUPPORTED] = { 0 }; /* Overrun buffer shared between all boards. */ STATIC uchar overrun_buf[ASC_OVERRUN_BSIZE] = { 0 }; /* * Global structures required to issue a command. */ STATIC ASC_SCSI_Q asc_scsi_q = { { 0 } }; STATIC ASC_SG_HEAD asc_sg_head = { 0 }; /* List of supported bus types. */ STATIC ushort asc_bus[ASC_NUM_BUS] ASC_INITDATA = { ASC_IS_ISA, ASC_IS_VL, ASC_IS_EISA, ASC_IS_PCI, }; #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI STATIC int pci_scan_method ASC_INITDATA = -1; #endif /* ASC_CONFIG_PCI */ #endif /* version < v2.1.93 */ /* * Used with the LILO 'advansys' option to eliminate or * limit I/O port probing at boot time, cf. advansys_setup(). */ STATIC int asc_iopflag = ASC_FALSE; STATIC int asc_ioport[ASC_NUM_IOPORT_PROBE] = { 0, 0, 0, 0 }; #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,0) /* * In kernels earlier than v1.3.0, kmalloc() does not work * during driver initialization. Therefore statically declare * 16 elements of each structure. v1.3.0 kernels will probably * not need any more than this number. */ uchar adv_req_buf[16 * sizeof(adv_req_t)] = { 0 }; uchar adv_sgblk_buf[16 * sizeof(adv_sgblk_t)] = { 0 }; #endif /* version >= v1,3,0 */ #ifdef ADVANSYS_DEBUG STATIC char * asc_bus_name[ASC_NUM_BUS] = { "ASC_IS_ISA", "ASC_IS_VL", "ASC_IS_EISA", "ASC_IS_PCI", }; STATIC int asc_dbglvl = 0; #endif /* ADVANSYS_DEBUG */ /* Declaration for Asc Library internal data referenced by driver. */ STATIC PortAddr _asc_def_iop_base[]; /* * --- Driver Function Prototypes * * advansys.h contains function prototypes for functions global to Linux. */ #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) STATIC int asc_proc_copy(off_t, off_t, char *, int , char *, int); #endif /* version >= v1.3.0 */ #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,70) STATIC void advansys_interrupt(int, struct pt_regs *); #else /* version >= v1.3.70 */ STATIC void advansys_interrupt(int, void *, struct pt_regs *); #endif /* version >= v1.3.70 */ #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) STATIC void advansys_select_queue_depths(struct Scsi_Host *, Scsi_Device *); #endif /* version >= v1.3.89 */ STATIC void advansys_command_done(Scsi_Cmnd *); STATIC void asc_scsi_done_list(Scsi_Cmnd *); STATIC int asc_execute_scsi_cmnd(Scsi_Cmnd *); STATIC int asc_build_req(asc_board_t *, Scsi_Cmnd *); STATIC int adv_build_req(asc_board_t *, Scsi_Cmnd *, ADV_SCSI_REQ_Q **); STATIC int adv_get_sglist(ADV_DVC_VAR *, ADV_SCSI_REQ_Q *, Scsi_Cmnd *); STATIC void asc_isr_callback(ASC_DVC_VAR *, ASC_QDONE_INFO *); STATIC void adv_isr_callback(ADV_DVC_VAR *, ADV_SCSI_REQ_Q *); #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI STATIC int asc_srch_pci_dev(PCI_DEVICE *); STATIC uchar asc_scan_method(void); STATIC int asc_pci_find_dev(PCI_DEVICE *); STATIC void asc_get_pci_cfg(PCI_DEVICE *, PCI_CONFIG_SPACE *); STATIC ushort asc_get_cfg_word(PCI_DATA *); STATIC uchar asc_get_cfg_byte(PCI_DATA *); STATIC void asc_put_cfg_byte(PCI_DATA *, uchar); #endif /* ASC_CONFIG_PCI */ #endif /* version < v2.1.93 */ STATIC void asc_enqueue(asc_queue_t *, REQP, int); STATIC REQP asc_dequeue(asc_queue_t *, int); STATIC REQP asc_dequeue_list(asc_queue_t *, REQP *, int); STATIC int asc_rmqueue(asc_queue_t *, REQP); STATIC int asc_isqueued(asc_queue_t *, REQP); STATIC void asc_execute_queue(asc_queue_t *); #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) STATIC int asc_prt_board_devices(struct Scsi_Host *, char *, int); STATIC int asc_prt_adv_bios(struct Scsi_Host *, char *, int); STATIC int asc_get_eeprom_string(ushort *serialnum, uchar *cp); STATIC int asc_prt_asc_board_eeprom(struct Scsi_Host *, char *, int); STATIC int asc_prt_adv_board_eeprom(struct Scsi_Host *, char *, int); STATIC int asc_prt_driver_conf(struct Scsi_Host *, char *, int); STATIC int asc_prt_asc_board_info(struct Scsi_Host *, char *, int); STATIC int asc_prt_adv_board_info(struct Scsi_Host *, char *, int); STATIC int asc_prt_line(char *, int, char *fmt, ...); #endif /* version >= v1.3.0 */ /* Declaration for Asc Library internal functions reference by driver. */ STATIC int AscFindSignature(PortAddr); STATIC ushort AscGetEEPConfig(PortAddr, ASCEEP_CONFIG *, ushort); #ifdef ADVANSYS_STATS STATIC int asc_prt_board_stats(struct Scsi_Host *, char *, int); #endif /* ADVANSYS_STATS */ #ifdef ADVANSYS_DEBUG STATIC void asc_prt_scsi_host(struct Scsi_Host *); STATIC void asc_prt_scsi_cmnd(Scsi_Cmnd *); STATIC void asc_prt_asc_dvc_cfg(ASC_DVC_CFG *); STATIC void asc_prt_asc_dvc_var(ASC_DVC_VAR *); STATIC void asc_prt_asc_scsi_q(ASC_SCSI_Q *); STATIC void asc_prt_asc_qdone_info(ASC_QDONE_INFO *); STATIC void asc_prt_adv_dvc_cfg(ADV_DVC_CFG *); STATIC void asc_prt_adv_dvc_var(ADV_DVC_VAR *); STATIC void asc_prt_adv_scsi_req_q(ADV_SCSI_REQ_Q *); STATIC void asc_prt_adv_sgblock(int, ADV_SG_BLOCK *); STATIC void asc_prt_hex(char *f, uchar *, int); #endif /* ADVANSYS_DEBUG */ #ifdef ADVANSYS_ASSERT STATIC int interrupts_enabled(void); #endif /* ADVANSYS_ASSERT */ /* * --- Linux 'Scsi_Host_Template' and advansys_setup() Functions */ #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) /* * advansys_proc_info() - /proc/scsi/advansys/[0-(ASC_NUM_BOARD_SUPPORTED-1)] * * *buffer: I/O buffer * **start: if inout == FALSE pointer into buffer where user read should start * offset: current offset into a /proc/scsi/advansys/[0...] file * length: length of buffer * hostno: Scsi_Host host_no * inout: TRUE - user is writing; FALSE - user is reading * * Return the number of bytes read from or written to a * /proc/scsi/advansys/[0...] file. * * Note: This function uses the per board buffer 'prtbuf' which is * allocated when the board is initialized in advansys_detect(). The * buffer is ASC_PRTBUF_SIZE bytes. The function asc_proc_copy() is * used to write to the buffer. The way asc_proc_copy() is written * if 'prtbuf' is too small it will not be overwritten. Instead the * user just won't get all the available statistics. */ int advansys_proc_info(char *buffer, char **start, off_t offset, int length, int hostno, int inout) { struct Scsi_Host *shp; asc_board_t *boardp; int i; char *cp; int cplen; int cnt; int totcnt; int leftlen; char *curbuf; off_t advoffset; Scsi_Device *scd; ASC_DBG(1, "advansys_proc_info: begin\n"); /* * User write not supported. */ if (inout == TRUE) { return(-ENOSYS); } /* * User read of /proc/scsi/advansys/[0...] file. */ /* Find the specified board. */ for (i = 0; i < asc_board_count; i++) { if (asc_host[i]->host_no == hostno) { break; } } if (i == asc_board_count) { return(-ENOENT); } shp = asc_host[i]; boardp = ASC_BOARDP(shp); /* Copy read data starting at the beginning of the buffer. */ *start = buffer; curbuf = buffer; advoffset = 0; totcnt = 0; leftlen = length; /* * Get board configuration information. * * advansys_info() returns the board string from its own static buffer. */ cp = (char *) advansys_info(shp); strcat(cp, "\n"); cplen = strlen(cp); /* Copy board information. */ cnt = asc_proc_copy(advoffset, offset, curbuf, leftlen, cp, cplen); totcnt += cnt; leftlen -= cnt; if (leftlen == 0) { ASC_DBG1(1, "advansys_proc_info: totcnt %d\n", totcnt); return totcnt; } advoffset += cplen; curbuf += cnt; /* * Display Wide Board BIOS Information. */ if (ASC_WIDE_BOARD(boardp)) { cp = boardp->prtbuf; cplen = asc_prt_adv_bios(shp, cp, ASC_PRTBUF_SIZE); ASC_ASSERT(cplen < ASC_PRTBUF_SIZE); cnt = asc_proc_copy(advoffset, offset, curbuf, leftlen, cp, cplen); totcnt += cnt; leftlen -= cnt; if (leftlen == 0) { ASC_DBG1(1, "advansys_proc_info: totcnt %d\n", totcnt); return totcnt; } advoffset += cplen; curbuf += cnt; } /* * Display driver information for each device attached to the board. */ cp = boardp->prtbuf; cplen = asc_prt_board_devices(shp, cp, ASC_PRTBUF_SIZE); ASC_ASSERT(cplen < ASC_PRTBUF_SIZE); cnt = asc_proc_copy(advoffset, offset, curbuf, leftlen, cp, cplen); totcnt += cnt; leftlen -= cnt; if (leftlen == 0) { ASC_DBG1(1, "advansys_proc_info: totcnt %d\n", totcnt); return totcnt; } advoffset += cplen; curbuf += cnt; /* * Display target driver information for each device attached * to the board. */ #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,75) for (scd = scsi_devices; scd; scd = scd->next) #else /* version >= v2.1.75 */ for (scd = shp->host_queue; scd; scd = scd->next) #endif /* version >= v2.1.75 */ { if (scd->host == shp) { cp = boardp->prtbuf; /* * Note: If proc_print_scsidevice() writes more than * ASC_PRTBUF_SIZE bytes, it will overrun 'prtbuf'. */ proc_print_scsidevice(scd, cp, &cplen, 0); ASC_ASSERT(cplen < ASC_PRTBUF_SIZE); cnt = asc_proc_copy(advoffset, offset, curbuf, leftlen, cp, cplen); totcnt += cnt; leftlen -= cnt; if (leftlen == 0) { ASC_DBG1(1, "advansys_proc_info: totcnt %d\n", totcnt); return totcnt; } advoffset += cplen; curbuf += cnt; } } /* * Display EEPROM configuration for the board. */ cp = boardp->prtbuf; if (ASC_NARROW_BOARD(boardp)) { cplen = asc_prt_asc_board_eeprom(shp, cp, ASC_PRTBUF_SIZE); } else { cplen = asc_prt_adv_board_eeprom(shp, cp, ASC_PRTBUF_SIZE); } ASC_ASSERT(cplen < ASC_PRTBUF_SIZE); cnt = asc_proc_copy(advoffset, offset, curbuf, leftlen, cp, cplen); totcnt += cnt; leftlen -= cnt; if (leftlen == 0) { ASC_DBG1(1, "advansys_proc_info: totcnt %d\n", totcnt); return totcnt; } advoffset += cplen; curbuf += cnt; /* * Display driver configuration and information for the board. */ cp = boardp->prtbuf; cplen = asc_prt_driver_conf(shp, cp, ASC_PRTBUF_SIZE); ASC_ASSERT(cplen < ASC_PRTBUF_SIZE); cnt = asc_proc_copy(advoffset, offset, curbuf, leftlen, cp, cplen); totcnt += cnt; leftlen -= cnt; if (leftlen == 0) { ASC_DBG1(1, "advansys_proc_info: totcnt %d\n", totcnt); return totcnt; } advoffset += cplen; curbuf += cnt; #ifdef ADVANSYS_STATS /* * Display driver statistics for the board. */ cp = boardp->prtbuf; cplen = asc_prt_board_stats(shp, cp, ASC_PRTBUF_SIZE); ASC_ASSERT(cplen < ASC_PRTBUF_SIZE); cnt = asc_proc_copy(advoffset, offset, curbuf, leftlen, cp, cplen); totcnt += cnt; leftlen -= cnt; if (leftlen == 0) { ASC_DBG1(1, "advansys_proc_info: totcnt %d\n", totcnt); return totcnt; } advoffset += cplen; curbuf += cnt; #endif /* ADVANSYS_STATS */ /* * Display Asc Library dynamic configuration information * for the board. */ cp = boardp->prtbuf; if (ASC_NARROW_BOARD(boardp)) { cplen = asc_prt_asc_board_info(shp, cp, ASC_PRTBUF_SIZE); } else { cplen = asc_prt_adv_board_info(shp, cp, ASC_PRTBUF_SIZE); } ASC_ASSERT(cplen < ASC_PRTBUF_SIZE); cnt = asc_proc_copy(advoffset, offset, curbuf, leftlen, cp, cplen); totcnt += cnt; leftlen -= cnt; if (leftlen == 0) { ASC_DBG1(1, "advansys_proc_info: totcnt %d\n", totcnt); return totcnt; } advoffset += cplen; curbuf += cnt; ASC_DBG1(1, "advansys_proc_info: totcnt %d\n", totcnt); return totcnt; } #endif /* version >= v1.3.0 */ /* * advansys_detect() * * Detect function for AdvanSys adapters. * * Argument is a pointer to the host driver's scsi_hosts entry. * * Return number of adapters found. * * Note: Because this function is called during system initialization * it must not call SCSI mid-level functions including scsi_malloc() * and scsi_free(). */ ASC_INITFUNC( int advansys_detect(Scsi_Host_Template *tpnt) ) { static int detect_called = ASC_FALSE; int iop; int bus; struct Scsi_Host *shp; asc_board_t *boardp; ASC_DVC_VAR *asc_dvc_varp = NULL; ADV_DVC_VAR *adv_dvc_varp = NULL; int ioport = 0; int share_irq = FALSE; #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI PCI_DEVICE pciDevice; PCI_CONFIG_SPACE pciConfig; #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) unsigned long pci_memory_address; #endif /* version >= v1,3,0 */ #endif /* ASC_CONFIG_PCI */ #else /* version >= v2.1.93 */ #ifdef CONFIG_PCI struct pci_dev *pci_devp = NULL; int pci_device_id_cnt = 0; unsigned int pci_device_id[ASC_PCI_DEVICE_ID_CNT] = { ASC_PCI_DEVICE_ID_1100, ASC_PCI_DEVICE_ID_1200, ASC_PCI_DEVICE_ID_1300, ASC_PCI_DEVICE_ID_2300 }; unsigned long pci_memory_address; #endif /* CONFIG_PCI */ #endif /* version >= v2.1.93 */ int warn_code, err_code; int ret; if (detect_called == ASC_FALSE) { detect_called = ASC_TRUE; } else { printk("AdvanSys SCSI: advansys_detect() multiple calls ignored\n"); return 0; } ASC_DBG(1, "advansys_detect: begin\n"); #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) tpnt->proc_dir = &proc_scsi_advansys; #endif /* version >= v1.3.0 */ asc_board_count = 0; /* * If I/O port probing has been modified, then verify and * clean-up the 'asc_ioport' list. */ if (asc_iopflag == ASC_TRUE) { for (ioport = 0; ioport < ASC_NUM_IOPORT_PROBE; ioport++) { ASC_DBG2(1, "advansys_detect: asc_ioport[%d] %x\n", ioport, asc_ioport[ioport]); if (asc_ioport[ioport] != 0) { for (iop = 0; iop < ASC_IOADR_TABLE_MAX_IX; iop++) { if (_asc_def_iop_base[iop] == asc_ioport[ioport]) { break; } } if (iop == ASC_IOADR_TABLE_MAX_IX) { printk( "AdvanSys SCSI: specified I/O Port 0x%X is invalid\n", asc_ioport[ioport]); asc_ioport[ioport] = 0; } } } ioport = 0; } #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI memset(&pciDevice, 0, sizeof(PCI_DEVICE)); memset(&pciConfig, 0, sizeof(PCI_CONFIG_SPACE)); pciDevice.maxBusNumber = PCI_MAX_BUS; pciDevice.endSlot = PCI_MAX_SLOT; #endif /* ASC_CONFIG_PCI */ #endif /* version < v2.1.93 */ for (bus = 0; bus < ASC_NUM_BUS; bus++) { ASC_DBG2(1, "advansys_detect: bus search type %d (%s)\n", bus, asc_bus_name[bus]); iop = 0; while (asc_board_count < ASC_NUM_BOARD_SUPPORTED) { ASC_DBG1(2, "advansys_detect: asc_board_count %d\n", asc_board_count); switch (asc_bus[bus]) { case ASC_IS_ISA: case ASC_IS_VL: if (asc_iopflag == ASC_FALSE) { iop = AscSearchIOPortAddr(iop, asc_bus[bus]); } else { /* * ISA and VL I/O port scanning has either been * eliminated or limited to selected ports on * the LILO command line, /etc/lilo.conf, or * by setting variables when the module was loaded. */ ASC_DBG(1, "advansys_detect: I/O port scanning modified\n"); ioport_try_again: iop = 0; for (; ioport < ASC_NUM_IOPORT_PROBE; ioport++) { if ((iop = asc_ioport[ioport]) != 0) { break; } } if (iop) { ASC_DBG1(1, "advansys_detect: probing I/O port %x...\n", iop); if (check_region(iop, ASC_IOADR_GAP) != 0) { printk( "AdvanSys SCSI: specified I/O Port 0x%X is busy\n", iop); /* Don't try this I/O port twice. */ asc_ioport[ioport] = 0; goto ioport_try_again; } else if (AscFindSignature(iop) == ASC_FALSE) { printk( "AdvanSys SCSI: specified I/O Port 0x%X has no adapter\n", iop); /* Don't try this I/O port twice. */ asc_ioport[ioport] = 0; goto ioport_try_again; } else { /* * If this isn't an ISA board, then it must be * a VL board. If currently looking an ISA * board is being looked for then try for * another ISA board in 'asc_ioport'. */ if (asc_bus[bus] == ASC_IS_ISA && (AscGetChipVersion(iop, ASC_IS_ISA) & ASC_CHIP_VER_ISA_BIT) == 0) { /* * Don't clear 'asc_ioport[ioport]'. Try * this board again for VL. Increment * 'ioport' past this board. */ ioport++; goto ioport_try_again; } } /* * This board appears good, don't try the I/O port * again by clearing its value. Increment 'ioport' * for the next iteration. */ asc_ioport[ioport++] = 0; } } break; case ASC_IS_EISA: iop = AscSearchIOPortAddr(iop, asc_bus[bus]); break; #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI case ASC_IS_PCI: if (asc_srch_pci_dev(&pciDevice) != PCI_DEVICE_FOUND) { iop = 0; } else { ASC_DBG2(2, "advansys_detect: slotFound %d, busNumber %d\n", pciDevice.slotFound, pciDevice.busNumber); asc_get_pci_cfg(&pciDevice, &pciConfig); iop = pciConfig.baseAddress[0] & PCI_IOADDRESS_MASK; ASC_DBG2(1, "advansys_detect: vendorID %X, deviceID %X\n", pciConfig.vendorID, pciConfig.deviceID); ASC_DBG2(2, "advansys_detect: iop %X, irqLine %d\n", iop, pciConfig.irqLine); } break; #endif /* ASC_CONFIG_PCI */ #else /* version >= v2.1.93 */ #ifdef CONFIG_PCI case ASC_IS_PCI: while (pci_device_id_cnt < ASC_PCI_DEVICE_ID_CNT) { if ((pci_devp = pci_find_device(ASC_PCI_VENDORID, pci_device_id[pci_device_id_cnt], pci_devp)) == NULL) { pci_device_id_cnt++; } else { break; } } if (pci_devp == NULL) { iop = 0; } else { ASC_DBG2(2, "advansys_detect: devfn %d, bus number %d\n", pci_devp->devfn, pci_devp->bus->number); iop = pci_devp->base_address[0] & PCI_IOADDRESS_MASK; ASC_DBG2(1, "advansys_detect: vendorID %X, deviceID %X\n", pci_devp->vendor, pci_devp->device); ASC_DBG2(2, "advansys_detect: iop %X, irqLine %d\n", iop, pci_devp->irq); } break; #endif /* CONFIG_PCI */ #endif /* version >= v2.1.93 */ default: ASC_PRINT1("advansys_detect: unknown bus type: %d\n", asc_bus[bus]); break; } ASC_DBG1(1, "advansys_detect: iop %x\n", iop); /* * Adapter not found, try next bus type. */ if (iop == 0) { break; } /* * Adapter found. * * Register the adapter, get its configuration, and * initialize it. */ ASC_DBG(2, "advansys_detect: scsi_register()\n"); shp = scsi_register(tpnt, sizeof(asc_board_t)); /* Save a pointer to the Scsi_host of each board found. */ asc_host[asc_board_count++] = shp; /* Initialize private per board data */ boardp = ASC_BOARDP(shp); memset(boardp, 0, sizeof(asc_board_t)); boardp->id = asc_board_count - 1; /* * Handle both narrow and wide boards. * * If a Wide board was detected, set the board structure * wide board flag. Set-up the board structure based on * the board type. */ #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI if (asc_bus[bus] == ASC_IS_PCI && pciConfig.deviceID == ASC_PCI_DEVICE_ID_2300) { boardp->flags |= ASC_IS_WIDE_BOARD; } #endif /* ASC_CONFIG_PCI */ #else /* version >= v2.1.93 */ #ifdef CONFIG_PCI if (asc_bus[bus] == ASC_IS_PCI && pci_devp->device == ASC_PCI_DEVICE_ID_2300) { boardp->flags |= ASC_IS_WIDE_BOARD; } #endif /* CONFIG_PCI */ #endif /* version >= v2.1.93 */ if (ASC_NARROW_BOARD(boardp)) { ASC_DBG(1, "advansys_detect: narrow board\n"); asc_dvc_varp = &boardp->dvc_var.asc_dvc_var; asc_dvc_varp->bus_type = asc_bus[bus]; asc_dvc_varp->drv_ptr = (ulong) boardp; asc_dvc_varp->cfg = &boardp->dvc_cfg.asc_dvc_cfg; asc_dvc_varp->cfg->overrun_buf = &overrun_buf[0]; asc_dvc_varp->iop_base = iop; asc_dvc_varp->isr_callback = (Ptr2Func) asc_isr_callback; } else { ASC_DBG(1, "advansys_detect: wide board\n"); adv_dvc_varp = &boardp->dvc_var.adv_dvc_var; adv_dvc_varp->drv_ptr = (ulong) boardp; adv_dvc_varp->cfg = &boardp->dvc_cfg.adv_dvc_cfg; adv_dvc_varp->isr_callback = (Ptr2Func) adv_isr_callback; #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,0) adv_dvc_varp->iop_base = iop; #else /* version >= v1,3,0 */ /* * Map the board's registers into virtual memory for * PCI slave access. Only memory accesses are used to * access the board's registers. * * Note: The PCI register base address is not always * page aligned, but the address passed to ioremap() * must be page aligned. It is guaranteed that the * PCI register base address will not cross a page * boundary. */ #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI pci_memory_address = pciConfig.baseAddress[1]; if ((boardp->ioremap_addr = ioremap(pci_memory_address & PAGE_MASK, PAGE_SIZE)) == 0) { ASC_PRINT3( "advansys_detect: board %d: ioremap(%lx, %d) returned NULL\n", boardp->id, pci_memory_address, ADV_CONDOR_IOLEN); scsi_unregister(shp); asc_board_count--; continue; } adv_dvc_varp->iop_base = (AdvPortAddr) (boardp->ioremap_addr + (pci_memory_address - (pci_memory_address & PAGE_MASK))); #endif /* ASC_CONFIG_PCI */ #else /* version >= v2.1.93 */ #ifdef CONFIG_PCI pci_memory_address = pci_devp->base_address[1]; if ((boardp->ioremap_addr = ioremap(pci_memory_address & PAGE_MASK, PAGE_SIZE)) == 0) { ASC_PRINT3( "advansys_detect: board %d: ioremap(%lx, %d) returned NULL\n", boardp->id, pci_memory_address, ADV_CONDOR_IOLEN); scsi_unregister(shp); asc_board_count--; continue; } adv_dvc_varp->iop_base = (AdvPortAddr) (boardp->ioremap_addr + (pci_memory_address - (pci_memory_address & PAGE_MASK))); #endif /* CONFIG_PCI */ #endif /* version >= v2.1.93 */ #endif /* version >= v1,3,0 */ /* * Even though it isn't used to access the board in * kernels greater than or equal to v1.3.0, save * the I/O Port address so that it can be reported and * displayed. */ boardp->ioport = iop; } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) /* * Allocate buffer for printing information from * /proc/scsi/advansys/[0...]. */ if ((boardp->prtbuf = kmalloc(ASC_PRTBUF_SIZE, GFP_ATOMIC)) == NULL) { ASC_PRINT3( "advansys_detect: board %d: kmalloc(%d, %d) returned NULL\n", boardp->id, ASC_PRTBUF_SIZE, GFP_ATOMIC); scsi_unregister(shp); asc_board_count--; continue; } #endif /* version >= v1.3.0 */ if (ASC_NARROW_BOARD(boardp)) { /* * Set the board bus type and PCI IRQ before * calling AscInitGetConfig(). */ switch (asc_dvc_varp->bus_type) { case ASC_IS_ISA: shp->unchecked_isa_dma = TRUE; share_irq = FALSE; break; case ASC_IS_VL: shp->unchecked_isa_dma = FALSE; share_irq = FALSE; break; case ASC_IS_EISA: shp->unchecked_isa_dma = FALSE; share_irq = TRUE; break; #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI case ASC_IS_PCI: shp->irq = asc_dvc_varp->irq_no = pciConfig.irqLine; asc_dvc_varp->cfg->pci_device_id = pciConfig.deviceID; asc_dvc_varp->cfg->pci_slot_info = ASC_PCI_MKID(pciDevice.busNumber, pciDevice.slotFound, pciDevice.devFunc); shp->unchecked_isa_dma = FALSE; share_irq = TRUE; break; #endif /* ASC_CONFIG_PCI */ #else /* version >= v2.1.93 */ #ifdef CONFIG_PCI case ASC_IS_PCI: shp->irq = asc_dvc_varp->irq_no = pci_devp->irq; asc_dvc_varp->cfg->pci_device_id = pci_devp->device; asc_dvc_varp->cfg->pci_slot_info = ASC_PCI_MKID(pci_devp->bus->number, PCI_SLOT(pci_devp->devfn), PCI_FUNC(pci_devp->devfn)); shp->unchecked_isa_dma = FALSE; share_irq = TRUE; break; #endif /* CONFIG_PCI */ #endif /* version >= v2.1.93 */ default: ASC_PRINT2( "advansys_detect: board %d: unknown adapter type: %d\n", boardp->id, asc_dvc_varp->bus_type); shp->unchecked_isa_dma = TRUE; share_irq = FALSE; break; } } else { /* * For Wide boards set PCI information before calling * AdvInitGetConfig(). */ #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI shp->irq = adv_dvc_varp->irq_no = pciConfig.irqLine; adv_dvc_varp->cfg->pci_device_id = pciConfig.deviceID; adv_dvc_varp->cfg->pci_slot_info = ASC_PCI_MKID(pciDevice.busNumber, pciDevice.slotFound, pciDevice.devFunc); shp->unchecked_isa_dma = FALSE; share_irq = TRUE; #endif /* ASC_CONFIG_PCI */ #else /* version >= v2.1.93 */ #ifdef CONFIG_PCI shp->irq = adv_dvc_varp->irq_no = pci_devp->irq; adv_dvc_varp->cfg->pci_device_id = pci_devp->device; adv_dvc_varp->cfg->pci_slot_info = ASC_PCI_MKID(pci_devp->bus->number, PCI_SLOT(pci_devp->devfn), PCI_FUNC(pci_devp->devfn)); shp->unchecked_isa_dma = FALSE; share_irq = TRUE; #endif /* CONFIG_PCI */ #endif /* version >= v2.1.93 */ } /* * Read the board configuration. */ if (ASC_NARROW_BOARD(boardp)) { /* * NOTE: AscInitGetConfig() may change the board's * bus_type value. The asc_bus[bus] value should no * longer be used. If the bus_type field must be * referenced only use the bit-wise AND operator "&". */ ASC_DBG(2, "advansys_detect: AscInitGetConfig()\n"); switch(ret = AscInitGetConfig(asc_dvc_varp)) { case 0: /* No error */ break; case ASC_WARN_IO_PORT_ROTATE: ASC_PRINT1( "AscInitGetConfig: board %d: I/O port address modified\n", boardp->id); break; case ASC_WARN_AUTO_CONFIG: ASC_PRINT1( "AscInitGetConfig: board %d: I/O port increment switch enabled\n", boardp->id); break; case ASC_WARN_EEPROM_CHKSUM: ASC_PRINT1( "AscInitGetConfig: board %d: EEPROM checksum error\n", boardp->id); break; case ASC_WARN_IRQ_MODIFIED: ASC_PRINT1( "AscInitGetConfig: board %d: IRQ modified\n", boardp->id); break; case ASC_WARN_CMD_QNG_CONFLICT: ASC_PRINT1( "AscInitGetConfig: board %d: tag queuing enabled w/o disconnects\n", boardp->id); break; default: ASC_PRINT2( "AscInitGetConfig: board %d: unknown warning: %x\n", boardp->id, ret); break; } if ((err_code = asc_dvc_varp->err_code) != 0) { ASC_PRINT3( "AscInitGetConfig: board %d error: init_state %x, err_code %x\n", boardp->id, asc_dvc_varp->init_state, asc_dvc_varp->err_code); } } else { ASC_DBG(2, "advansys_detect: AdvInitGetConfig()\n"); if ((ret = AdvInitGetConfig(adv_dvc_varp)) != 0) { ASC_PRINT2("AdvInitGetConfig: board %d: warning: %x\n", boardp->id, ret); } if ((err_code = adv_dvc_varp->err_code) != 0) { ASC_PRINT2( "AdvInitGetConfig: board %d error: err_code %x\n", boardp->id, adv_dvc_varp->err_code); } } if (err_code != 0) { #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) kfree(boardp->prtbuf); #endif /* version >= v1.3.0 */ scsi_unregister(shp); asc_board_count--; continue; } /* * Save the EEPROM configuration so that it can be displayed * from /proc/scsi/advansys/[0...]. */ if (ASC_NARROW_BOARD(boardp)) { ASCEEP_CONFIG *ep; /* * Set the adapter's target id bit in the 'init_tidmask' field. */ boardp->init_tidmask |= ADV_TID_TO_TIDMASK(asc_dvc_varp->cfg->chip_scsi_id); /* * Save EEPROM settings for the board. */ ep = &boardp->eep_config.asc_eep; ep->init_sdtr = asc_dvc_varp->cfg->sdtr_enable; ep->disc_enable = asc_dvc_varp->cfg->disc_enable; ep->use_cmd_qng = asc_dvc_varp->cfg->cmd_qng_enabled; ep->isa_dma_speed = asc_dvc_varp->cfg->isa_dma_speed; ep->start_motor = asc_dvc_varp->start_motor; ep->cntl = asc_dvc_varp->dvc_cntl; ep->no_scam = asc_dvc_varp->no_scam; ep->max_total_qng = asc_dvc_varp->max_total_qng; ep->chip_scsi_id = asc_dvc_varp->cfg->chip_scsi_id; /* 'max_tag_qng' is set to the same value for every device. */ ep->max_tag_qng = asc_dvc_varp->cfg->max_tag_qng[0]; ep->adapter_info[0] = asc_dvc_varp->cfg->adapter_info[0]; ep->adapter_info[1] = asc_dvc_varp->cfg->adapter_info[1]; ep->adapter_info[2] = asc_dvc_varp->cfg->adapter_info[2]; ep->adapter_info[3] = asc_dvc_varp->cfg->adapter_info[3]; ep->adapter_info[4] = asc_dvc_varp->cfg->adapter_info[4]; ep->adapter_info[5] = asc_dvc_varp->cfg->adapter_info[5]; ep->adapter_info[6] = asc_dvc_varp->cfg->adapter_info[6]; /* * Modify board configuration. */ ASC_DBG(2, "advansys_detect: AscInitSetConfig()\n"); switch (ret = AscInitSetConfig(asc_dvc_varp)) { case 0: /* No error. */ break; case ASC_WARN_IO_PORT_ROTATE: ASC_PRINT1( "AscInitSetConfig: board %d: I/O port address modified\n", boardp->id); break; case ASC_WARN_AUTO_CONFIG: ASC_PRINT1( "AscInitSetConfig: board %d: I/O port increment switch enabled\n", boardp->id); break; case ASC_WARN_EEPROM_CHKSUM: ASC_PRINT1( "AscInitSetConfig: board %d: EEPROM checksum error\n", boardp->id); break; case ASC_WARN_IRQ_MODIFIED: ASC_PRINT1( "AscInitSetConfig: board %d: IRQ modified\n", boardp->id); break; case ASC_WARN_CMD_QNG_CONFLICT: ASC_PRINT1( "AscInitSetConfig: board %d: tag queuing w/o disconnects\n", boardp->id); break; default: ASC_PRINT2( "AscInitSetConfig: board %d: unknown warning: %x\n", boardp->id, ret); break; } if (asc_dvc_varp->err_code != 0) { ASC_PRINT3( "AscInitSetConfig: board %d error: init_state %x, err_code %x\n", boardp->id, asc_dvc_varp->init_state, asc_dvc_varp->err_code); #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) kfree(boardp->prtbuf); #endif /* version >= v1.3.0 */ scsi_unregister(shp); asc_board_count--; continue; } /* * Finish initializing the 'Scsi_Host' structure. */ /* AscInitSetConfig() will set the IRQ for non-PCI boards. */ if ((asc_dvc_varp->bus_type & ASC_IS_PCI) == 0) { shp->irq = asc_dvc_varp->irq_no; } } else { ADVEEP_CONFIG *ep; /* * Save Wide EEP Configuration Information. */ ep = &boardp->eep_config.adv_eep; ep->adapter_scsi_id = adv_dvc_varp->chip_scsi_id; ep->max_host_qng = adv_dvc_varp->max_host_qng; ep->max_dvc_qng = adv_dvc_varp->max_dvc_qng; ep->termination = adv_dvc_varp->cfg->termination; ep->disc_enable = adv_dvc_varp->cfg->disc_enable; ep->bios_ctrl = adv_dvc_varp->bios_ctrl; ep->wdtr_able = adv_dvc_varp->wdtr_able; ep->sdtr_able = adv_dvc_varp->sdtr_able; ep->ultra_able = adv_dvc_varp->ultra_able; ep->tagqng_able = adv_dvc_varp->tagqng_able; ep->start_motor = adv_dvc_varp->start_motor; ep->scsi_reset_delay = adv_dvc_varp->scsi_reset_wait; ep->bios_boot_delay = adv_dvc_varp->cfg->bios_boot_wait; ep->serial_number_word1 = adv_dvc_varp->cfg->serial1; ep->serial_number_word2 = adv_dvc_varp->cfg->serial2; ep->serial_number_word3 = adv_dvc_varp->cfg->serial3; /* * Set the adapter's target id bit in the 'init_tidmask' field. */ boardp->init_tidmask |= ADV_TID_TO_TIDMASK(adv_dvc_varp->chip_scsi_id); /* * Finish initializing the 'Scsi_Host' structure. */ shp->irq = adv_dvc_varp->irq_no; } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) /* * Channels are numbered beginning with 0. For AdvanSys One host * structure supports one channel. Multi-channel boards have a * separate host structure for each channel. */ shp->max_channel = 0; #endif /* version >= v1.3.89 */ if (ASC_NARROW_BOARD(boardp)) { shp->max_id = ASC_MAX_TID + 1; shp->max_lun = ASC_MAX_LUN + 1; shp->io_port = asc_dvc_varp->iop_base; shp->n_io_port = ASC_IOADR_GAP; shp->this_id = asc_dvc_varp->cfg->chip_scsi_id; /* Set maximum number of queues the adapter can handle. */ shp->can_queue = asc_dvc_varp->max_total_qng; } else { shp->max_id = ADV_MAX_TID + 1; shp->max_lun = ADV_MAX_LUN + 1; /* * Save the I/O Port address and length even though the * in v1.3.0 and greater kernels the region is not used * by a Wide board. Instead the board is accessed with * Memory Mapped I/O. */ shp->io_port = iop; shp->n_io_port = ADV_CONDOR_IOLEN; shp->this_id = adv_dvc_varp->chip_scsi_id; /* Set maximum number of queues the adapter can handle. */ shp->can_queue = adv_dvc_varp->max_host_qng; } #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,89) /* * In old kernels without tag queuing support and with memory * allocation problems set a conservative 'cmd_per_lun' value. */ #ifdef MODULE shp->cmd_per_lun = 1; #else /* MODULE */ shp->cmd_per_lun = 4; #endif /* MODULE */ ASC_DBG1(1, "advansys_detect: cmd_per_lun: %d\n", shp->cmd_per_lun); #else /* version >= v1.3.89 */ /* * Following v1.3.89, 'cmd_per_lun' is no longer needed * and should be set to zero. * * But because of a bug introduced in v1.3.89 if the driver is * compiled as a module and 'cmd_per_lun' is zero, the Mid-Level * SCSI function 'allocate_device' will panic. To allow the driver * to work as a module in these kernels set 'cmd_per_lun' to 1. */ #ifdef MODULE shp->cmd_per_lun = 1; #else /* MODULE */ shp->cmd_per_lun = 0; #endif /* MODULE */ /* * Use the host 'select_queue_depths' function to determine * the number of commands to queue per device. */ shp->select_queue_depths = advansys_select_queue_depths; #endif /* version >= v1.3.89 */ /* * Set the maximum number of scatter-gather elements the * adapter can handle. */ if (ASC_NARROW_BOARD(boardp)) { /* * Allow two commands with 'sg_tablesize' scatter-gather * elements to be executed simultaneously. This value is * the theoretical hardware limit. It may be decreased * below. */ shp->sg_tablesize = (((asc_dvc_varp->max_total_qng - 2) / 2) * ASC_SG_LIST_PER_Q) + 1; } else { shp->sg_tablesize = ADV_MAX_SG_LIST; } #ifdef MODULE /* * If the driver is compiled as a module, set a limit on the * 'sg_tablesize' value to prevent memory allocation failures. * Memory allocation errors are more likely to occur at module * load time, then at driver initialization time. */ if (shp->sg_tablesize > 64) { shp->sg_tablesize = 64; } #endif /* MODULE */ /* * The value of 'sg_tablesize' can not exceed the SCSI * mid-level driver definition of SG_ALL. SG_ALL also * must not be exceeded, because it is used to define the * size of the scatter-gather table in 'struct asc_sg_head'. */ if (shp->sg_tablesize > SG_ALL) { shp->sg_tablesize = SG_ALL; } ASC_DBG1(1, "advansys_detect: sg_tablesize: %d\n", shp->sg_tablesize); /* BIOS start address. */ if (ASC_NARROW_BOARD(boardp)) { shp->base = (char *) ((ulong) AscGetChipBiosAddress( asc_dvc_varp->iop_base, asc_dvc_varp->bus_type)); } else { /* * Fill-in BIOS board variables. The Wide BIOS saves * information in LRAM that is used by the driver. */ AdvReadWordLram(adv_dvc_varp->iop_base, BIOS_SIGNATURE, boardp->bios_signature); AdvReadWordLram(adv_dvc_varp->iop_base, BIOS_VERSION, boardp->bios_version); AdvReadWordLram(adv_dvc_varp->iop_base, BIOS_CODESEG, boardp->bios_codeseg); AdvReadWordLram(adv_dvc_varp->iop_base, BIOS_CODELEN, boardp->bios_codelen); ASC_DBG2(1, "advansys_detect: bios_signature %x, bios_version %x\n", boardp->bios_signature, boardp->bios_version); ASC_DBG2(1, "advansys_detect: bios_codeseg %x, bios_codelen %x\n", boardp->bios_codeseg, boardp->bios_codelen); /* * If the BIOS saved a valid signature, then fill in * the BIOS code segment base address. */ if (boardp->bios_signature == 0x55AA) { /* * Convert x86 realmode code segment to a linear * address by shifting left 4. */ shp->base = (uchar *) (boardp->bios_codeseg << 4); } else { shp->base = 0; } } /* * Register Board Resources - I/O Port, DMA, IRQ */ /* Register I/O port range. */ ASC_DBG(2, "advansys_detect: request_region()\n"); request_region(shp->io_port, shp->n_io_port, "advansys"); /* Register DMA Channel for Narrow boards. */ shp->dma_channel = NO_ISA_DMA; /* Default to no ISA DMA. */ if (ASC_NARROW_BOARD(boardp)) { /* Register DMA channel for ISA bus. */ if (asc_dvc_varp->bus_type & ASC_IS_ISA) { shp->dma_channel = asc_dvc_varp->cfg->isa_dma_channel; if ((ret = request_dma(shp->dma_channel, "advansys")) != 0) { ASC_PRINT3( "advansys_detect: board %d: request_dma() %d failed %d\n", boardp->id, shp->dma_channel, ret); release_region(shp->io_port, shp->n_io_port); #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) kfree(boardp->prtbuf); #endif /* version >= v1.3.0 */ scsi_unregister(shp); asc_board_count--; continue; } AscEnableIsaDma(shp->dma_channel); } } /* Register IRQ Number. */ ASC_DBG1(2, "advansys_detect: request_irq() %d\n", shp->irq); #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,70) if ((ret = request_irq(shp->irq, advansys_interrupt, SA_INTERRUPT, "advansys")) != 0) #else /* version >= v1.3.70 */ /* * If request_irq() fails with the SA_INTERRUPT flag set, * then try again without the SA_INTERRUPT flag set. This * allows IRQ sharing to work even with other drivers that * do not set the SA_INTERRUPT flag. * * If SA_INTERRUPT is not set, then interrupts are enabled * before the driver interrupt function is called. */ if (((ret = request_irq(shp->irq, advansys_interrupt, SA_INTERRUPT | (share_irq == TRUE ? SA_SHIRQ : 0), "advansys", boardp)) != 0) && ((ret = request_irq(shp->irq, advansys_interrupt, (share_irq == TRUE ? SA_SHIRQ : 0), "advansys", boardp)) != 0)) #endif /* version >= v1.3.70 */ { if (ret == -EBUSY) { ASC_PRINT2( "advansys_detect: board %d: request_irq(): IRQ %d already in use.\n", boardp->id, shp->irq); } else if (ret == -EINVAL) { ASC_PRINT2( "advansys_detect: board %d: request_irq(): IRQ %d not valid.\n", boardp->id, shp->irq); } else { ASC_PRINT3( "advansys_detect: board %d: request_irq(): IRQ %d failed with %d\n", boardp->id, shp->irq, ret); } release_region(shp->io_port, shp->n_io_port); #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) iounmap(boardp->ioremap_addr); #endif /* version >= v1,3,0 */ if (shp->dma_channel != NO_ISA_DMA) { free_dma(shp->dma_channel); } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) kfree(boardp->prtbuf); #endif /* version >= v1.3.0 */ scsi_unregister(shp); asc_board_count--; continue; } /* * Initialize board RISC chip and enable interrupts. */ if (ASC_NARROW_BOARD(boardp)) { ASC_DBG(2, "advansys_detect: AscInitAsc1000Driver()\n"); warn_code = AscInitAsc1000Driver(asc_dvc_varp); err_code = asc_dvc_varp->err_code; if (warn_code || err_code) { ASC_PRINT4( "AscInitAsc1000Driver: board %d: error: init_state %x, warn %x error %x\n", boardp->id, asc_dvc_varp->init_state, warn_code, err_code); } } else { int req_cnt; adv_req_t *reqp = NULL; int sg_cnt; adv_sgblk_t *sgp = NULL; #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,0) req_cnt = sizeof(adv_req_buf)/sizeof(adv_req_t); sg_cnt = sizeof(adv_sgblk_buf)/sizeof(adv_sgblk_t); reqp = (adv_req_t *) &adv_req_buf[0]; sgp = (adv_sgblk_t *) &adv_sgblk_buf[0]; #else /* version >= v1.3.0 */ /* * Allocate up to 'max_host_qng' request structures for * the Wide board. */ for (req_cnt = adv_dvc_varp->max_host_qng; req_cnt > 0; req_cnt--) { reqp = (adv_req_t *) kmalloc(sizeof(adv_req_t) * req_cnt, GFP_ATOMIC); ASC_DBG3(1, "advansys_detect: reqp %x, req_cnt %d, bytes %d\n", (unsigned) reqp, req_cnt, sizeof(adv_req_t) * req_cnt); if (reqp != NULL) { break; } } /* * Allocate up to ADV_TOT_SG_LIST request structures for * the Wide board. */ for (sg_cnt = ADV_TOT_SG_LIST; sg_cnt > 0; sg_cnt--) { sgp = (adv_sgblk_t *) kmalloc(sizeof(adv_sgblk_t) * sg_cnt, GFP_ATOMIC); ASC_DBG3(1, "advansys_detect: sgp %x, sg_cnt %d, bytes %d\n", (unsigned) sgp, sg_cnt, sizeof(adv_sgblk_t) * sg_cnt); if (sgp != NULL) { break; } } #endif /* version >= v1.3.0 */ /* * If no request structures or scatter-gather structures could * be allocated, then return an error. Otherwise continue with * initialization. */ if (reqp == NULL) { ASC_PRINT1( "advansys_detect: board %d: error: failed to kmalloc() adv_req_t buffer.\n", boardp->id); err_code = ADV_ERROR; } else if (sgp == NULL) { kfree(reqp); ASC_PRINT1( "advansys_detect: board %d: error: failed to kmalloc() adv_sgblk_t buffer.\n", boardp->id); err_code = ADV_ERROR; } else { /* * Save original pointer for kfree() in case the * driver is built as a module and can be unloaded. */ boardp->orig_reqp = reqp; /* * Point 'adv_reqp' to the request structures and * link them together. */ req_cnt--; reqp[req_cnt].next_reqp = NULL; for (; req_cnt > 0; req_cnt--) { reqp[req_cnt - 1].next_reqp = &reqp[req_cnt]; } boardp->adv_reqp = &reqp[0]; /* * Save original pointer for kfree() in case the * driver is built as a module and can be unloaded. */ boardp->orig_sgblkp = sgp; /* * Point 'adv_sgblkp' to the request structures and * link them together. */ sg_cnt--; sgp[sg_cnt].next_sgblkp = NULL; for (; sg_cnt > 0; sg_cnt--) { sgp[sg_cnt - 1].next_sgblkp = &sgp[sg_cnt]; } boardp->adv_sgblkp = &sgp[0]; ASC_DBG(2, "advansys_detect: AdvInitAsc3550Driver()\n"); warn_code = AdvInitAsc3550Driver(adv_dvc_varp); err_code = adv_dvc_varp->err_code; if (warn_code || err_code) { ASC_PRINT3( "AdvInitAsc3550Driver: board %d: error: warn %x, error %x\n", boardp->id, warn_code, adv_dvc_varp->err_code); } } } if (err_code != 0) { release_region(shp->io_port, shp->n_io_port); if (ASC_WIDE_BOARD(boardp)) { #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) iounmap(boardp->ioremap_addr); #endif /* version >= v1,3,0 */ if (boardp->orig_reqp) { kfree(boardp->orig_reqp); boardp->orig_reqp = boardp->adv_reqp = NULL; } if (boardp->orig_sgblkp) { kfree(boardp->orig_sgblkp); boardp->orig_sgblkp = boardp->adv_sgblkp = NULL; } } if (shp->dma_channel != NO_ISA_DMA) { free_dma(shp->dma_channel); } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) kfree(boardp->prtbuf); #endif /* version >= v1.3.0 */ #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,70) free_irq(shp->irq); #else /* version >= v1.3.70 */ free_irq(shp->irq, boardp); #endif /* version >= v1.3.70 */ scsi_unregister(shp); asc_board_count--; continue; } ASC_DBG_PRT_SCSI_HOST(2, shp); } } ASC_DBG1(1, "advansys_detect: done: asc_board_count %d\n", asc_board_count); return asc_board_count; } /* * advansys_release() * * Release resources allocated for a single AdvanSys adapter. */ int advansys_release(struct Scsi_Host *shp) { asc_board_t *boardp; ASC_DBG(1, "advansys_release: begin\n"); boardp = ASC_BOARDP(shp); #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,70) free_irq(shp->irq); #else /* version >= v1.3.70 */ free_irq(shp->irq, boardp); #endif /* version >= v1.3.70 */ if (shp->dma_channel != NO_ISA_DMA) { ASC_DBG(1, "advansys_release: free_dma()\n"); free_dma(shp->dma_channel); } release_region(shp->io_port, shp->n_io_port); if (ASC_WIDE_BOARD(boardp)) { #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) iounmap(boardp->ioremap_addr); #endif /* version >= v1,3,0 */ if (boardp->orig_reqp) { kfree(boardp->orig_reqp); boardp->orig_reqp = boardp->adv_reqp = NULL; } if (boardp->orig_sgblkp) { kfree(boardp->orig_sgblkp); boardp->orig_sgblkp = boardp->adv_sgblkp = NULL; } } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) ASC_ASSERT(boardp->prtbuf != NULL); kfree(boardp->prtbuf); #endif /* version >= v1.3.0 */ scsi_unregister(shp); ASC_DBG(1, "advansys_release: end\n"); return 0; } /* * advansys_info() * * Return suitable for printing on the console with the argument * adapter's configuration information. * * Note: The information line should not exceed ASC_INFO_SIZE bytes, * otherwise the static 'info' array will be overrun. */ const char * advansys_info(struct Scsi_Host *shp) { static char info[ASC_INFO_SIZE]; asc_board_t *boardp; ASC_DVC_VAR *asc_dvc_varp; ADV_DVC_VAR *adv_dvc_varp; char *busname; boardp = ASC_BOARDP(shp); if (ASC_NARROW_BOARD(boardp)) { asc_dvc_varp = &boardp->dvc_var.asc_dvc_var; ASC_DBG(1, "advansys_info: begin\n"); if (asc_dvc_varp->bus_type & ASC_IS_ISA) { if ((asc_dvc_varp->bus_type & ASC_IS_ISAPNP) == ASC_IS_ISAPNP) { busname = "ISA PnP"; } else { busname = "ISA"; } sprintf(info, #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,92) "AdvanSys SCSI %s: %s %u CDB: BIOS %X, IO %X/%X, IRQ %u, DMA %u", #else /* version >= v2.1.92 */ "AdvanSys SCSI %s: %s %u CDB: BIOS %X, IO %lX/%X, IRQ %u, DMA %u", #endif /* version >= v2.1.92 */ ASC_VERSION, busname, asc_dvc_varp->max_total_qng, (unsigned) shp->base, shp->io_port, shp->n_io_port - 1, shp->irq, shp->dma_channel); } else if (asc_dvc_varp->bus_type & ASC_IS_PCI) { if ((asc_dvc_varp->bus_type & ASC_IS_PCI_ULTRA) == ASC_IS_PCI_ULTRA) { busname = "PCI Ultra"; } else { busname = "PCI"; } sprintf(info, #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,92) "AdvanSys SCSI %s: %s %u CDB: IO %X/%X, IRQ %u", #else /* version >= v2.1.92 */ "AdvanSys SCSI %s: %s %u CDB: IO %lX/%X, IRQ %u", #endif /* version >= v2.1.92 */ ASC_VERSION, busname, asc_dvc_varp->max_total_qng, shp->io_port, shp->n_io_port - 1, shp->irq); } else { if (asc_dvc_varp->bus_type & ASC_IS_VL) { busname = "VL"; } else if (asc_dvc_varp->bus_type & ASC_IS_EISA) { busname = "EISA"; } else { busname = "?"; ASC_PRINT2( "advansys_info: board %d: unknown bus type %d\n", boardp->id, asc_dvc_varp->bus_type); } sprintf(info, #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,92) "AdvanSys SCSI %s: %s %u CDB: BIOS %X, IO %X/%X, IRQ %u", #else /* version >= v2.1.92 */ "AdvanSys SCSI %s: %s %u CDB: BIOS %X, IO %lX/%X, IRQ %u", #endif /* version >= v2.1.92 */ ASC_VERSION, busname, asc_dvc_varp->max_total_qng, (unsigned) shp->base, shp->io_port - 1, shp->n_io_port, shp->irq); } } else { /* * Wide Adapter Information * * Memory-mapped I/O is used instead of I/O space to access * the adapter, but display the I/O Port range. The Memory * I/O address is displayed through the driver /proc file. */ adv_dvc_varp = &boardp->dvc_var.adv_dvc_var; if (boardp->bios_signature == 0x55AA) { sprintf(info, "AdvanSys SCSI %s: PCI Ultra-Wide: BIOS %X/%X, IO %X/%X, IRQ %u", ASC_VERSION, boardp->bios_codeseg << 4, boardp->bios_codelen > 0 ? (boardp->bios_codelen << 9) - 1 : 0, (unsigned) boardp->ioport, ADV_CONDOR_IOLEN - 1, shp->irq); } else { sprintf(info, "AdvanSys SCSI %s: PCI Ultra-Wide: IO %X/%X, IRQ %u", ASC_VERSION, (unsigned) boardp->ioport, (ADV_CONDOR_IOLEN - 1), shp->irq); } } ASC_ASSERT(strlen(info) < ASC_INFO_SIZE); ASC_DBG(1, "advansys_info: end\n"); return info; } /* * advansys_command() - polled I/O entrypoint. * * Apparently host drivers shouldn't return until the command * is finished. * * Note: This is an old interface that is no longer used by the SCSI * mid-level driver. The new interface, advansys_queuecommand(), * currently handles all requests. */ int advansys_command(Scsi_Cmnd *scp) { ASC_DBG1(1, "advansys_command: scp %x\n", (unsigned) scp); ASC_STATS(scp->host, command); scp->SCp.Status = 0; /* Set to a known state */ advansys_queuecommand(scp, advansys_command_done); while (scp->SCp.Status == 0) { continue; } ASC_DBG1(1, "advansys_command: result %x\n", scp->result); return scp->result; } /* * advansys_queuecommand() - interrupt-driven I/O entrypoint. * * This function always returns 0. Command return status is saved * in the 'scp' result field. */ int advansys_queuecommand(Scsi_Cmnd *scp, void (*done)(Scsi_Cmnd *)) { struct Scsi_Host *shp; asc_board_t *boardp; int flags; Scsi_Cmnd *done_scp; shp = scp->host; boardp = ASC_BOARDP(shp); ASC_STATS(shp, queuecommand); /* * Disable interrupts to preserve request ordering and provide * mutually exclusive access to global structures used to initiate * a request. */ save_flags(flags); cli(); /* * Block new commands while handling a reset or abort request. */ if (boardp->flags & (ASC_HOST_IN_RESET | ASC_HOST_IN_ABORT)) { if (boardp->flags & ASC_HOST_IN_RESET) { ASC_DBG1(1, "advansys_queuecommand: scp %x blocked for reset request\n", (unsigned) scp); scp->result = HOST_BYTE(DID_RESET); } else { ASC_DBG1(1, "advansys_queuecommand: scp %x blocked for abort request\n", (unsigned) scp); scp->result = HOST_BYTE(DID_ABORT); } /* * Add blocked requests to the board's 'done' queue. The queued * requests will be completed at the end of the abort or reset * handling. */ asc_enqueue(&boardp->done, scp, ASC_BACK); restore_flags(flags); return 0; } /* * Attempt to execute any waiting commands for the board. */ if (!ASC_QUEUE_EMPTY(&boardp->waiting)) { ASC_DBG(1, "advansys_queuecommand: before asc_execute_queue() waiting\n"); asc_execute_queue(&boardp->waiting); } /* * Save the function pointer to Linux mid-level 'done' function * and attempt to execute the command. * * If ASC_ERROR is returned the request has been added to the * board's 'active' queue and will be completed by the interrupt * handler. * * If ASC_BUSY is returned add the request to the board's per * target waiting list. * * If an error occurred, the request will have been placed on the * board's 'done' queue and must be completed before returning. */ scp->scsi_done = done; switch (asc_execute_scsi_cmnd(scp)) { case ASC_NOERROR: break; case ASC_BUSY: asc_enqueue(&boardp->waiting, scp, ASC_BACK); break; case ASC_ERROR: default: done_scp = asc_dequeue_list(&boardp->done, NULL, ASC_TID_ALL); /* Interrupts could be enabled here. */ asc_scsi_done_list(done_scp); break; } restore_flags(flags); return 0; } /* * advansys_abort() * * Abort the command specified by 'scp'. */ int advansys_abort(Scsi_Cmnd *scp) { struct Scsi_Host *shp; asc_board_t *boardp; ASC_DVC_VAR *asc_dvc_varp; ADV_DVC_VAR *adv_dvc_varp; int flags; int do_scsi_done; int scp_found; Scsi_Cmnd *done_scp = NULL; int ret; /* Save current flags and disable interrupts. */ save_flags(flags); cli(); ASC_DBG1(1, "advansys_abort: scp %x\n", (unsigned) scp); #ifdef ADVANSYS_STATS if (scp->host != NULL) { ASC_STATS(scp->host, abort); } #endif /* ADVANSYS_STATS */ #ifdef ADVANSYS_ASSERT do_scsi_done = ASC_ERROR; scp_found = ASC_ERROR; ret = ASC_ERROR; #endif /* ADVANSYS_ASSERT */ #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) if (scp->serial_number != scp->serial_number_at_timeout) { ASC_PRINT1( "advansys_abort: timeout serial number changed for request %x\n", (unsigned) scp); do_scsi_done = ASC_FALSE; scp_found = ASC_FALSE; ret = SCSI_ABORT_NOT_RUNNING; } else #endif /* version >= v1.3.89 */ if ((shp = scp->host) == NULL) { scp->result = HOST_BYTE(DID_ERROR); do_scsi_done = ASC_TRUE; scp_found = ASC_FALSE; ret = SCSI_ABORT_ERROR; } else if ((boardp = ASC_BOARDP(shp))->flags & (ASC_HOST_IN_RESET | ASC_HOST_IN_ABORT)) { ASC_PRINT2( "advansys_abort: board %d: Nested host reset or abort, flags 0x%x\n", boardp->id, boardp->flags); do_scsi_done = ASC_TRUE; if ((asc_rmqueue(&boardp->active, scp) == ASC_TRUE) || (asc_rmqueue(&boardp->waiting, scp) == ASC_TRUE)) { scp_found = ASC_TRUE; } else { scp_found = ASC_FALSE; } scp->result = HOST_BYTE(DID_ERROR); ret = SCSI_ABORT_ERROR; } else { /* Set abort flag to avoid nested reset or abort requests. */ boardp->flags |= ASC_HOST_IN_ABORT; do_scsi_done = ASC_TRUE; if (asc_rmqueue(&boardp->waiting, scp) == ASC_TRUE) { /* * If asc_rmqueue() found the command on the waiting * queue, it had not been sent to the device. After * the queue is removed, no other handling is required. */ ASC_DBG1(1, "advansys_abort: scp %x found on waiting queue\n", (unsigned) scp); scp_found = ASC_TRUE; scp->result = HOST_BYTE(DID_ABORT); ret = SCSI_ABORT_SUCCESS; } else if (asc_isqueued(&boardp->active, scp) == ASC_TRUE) { /* * If asc_isqueued() found the command on the active * queue, it has been sent to the device. The command * will be returned through the interrupt handler after * it has been aborted. */ if (ASC_NARROW_BOARD(boardp)) { /* * Narrow Board */ asc_dvc_varp = &boardp->dvc_var.asc_dvc_var; scp->result = HOST_BYTE(DID_ABORT); sti(); /* Enable interrupts for AscAbortSRB(). */ ASC_DBG1(1, "advansys_abort: before AscAbortSRB(), scp %x\n", (unsigned) scp); switch (AscAbortSRB(asc_dvc_varp, (ulong) scp)) { case ASC_TRUE: /* asc_isr_callback() will be called */ ASC_DBG(1, "advansys_abort: AscAbortSRB() TRUE\n"); ret = SCSI_ABORT_PENDING; break; case ASC_FALSE: /* Request has apparently already completed. */ ASC_DBG(1, "advansys_abort: AscAbortSRB() FALSE\n"); ret = SCSI_ABORT_NOT_RUNNING; break; case ASC_ERROR: default: ASC_DBG(1, "advansys_abort: AscAbortSRB() ERROR\n"); ret = SCSI_ABORT_ERROR; break; } cli(); } else { /* * Wide Board */ adv_dvc_varp = &boardp->dvc_var.adv_dvc_var; scp->result = HOST_BYTE(DID_ABORT); ASC_DBG1(1, "advansys_abort: before AdvAbortSRB(), scp %x\n", (unsigned) scp); switch (AdvAbortSRB(adv_dvc_varp, (ulong) scp)) { case ASC_TRUE: /* asc_isr_callback() will be called */ ASC_DBG(1, "advansys_abort: AdvAbortSRB() TRUE\n"); ret = SCSI_ABORT_PENDING; break; case ASC_FALSE: /* Request has apparently already completed. */ ASC_DBG(1, "advansys_abort: AdvAbortSRB() FALSE\n"); ret = SCSI_ABORT_NOT_RUNNING; break; case ASC_ERROR: default: ASC_DBG(1, "advansys_abort: AdvAbortSRB() ERROR\n"); ret = SCSI_ABORT_ERROR; break; } /* * Ensure all requests completed by the microcode have * been processed by calling AdvISR(). */ (void) AdvISR(adv_dvc_varp); } /* * The request will either still be on the active queue * or have been added to the board's done queue. */ if (asc_rmqueue(&boardp->active, scp) == ASC_TRUE) { scp->result = HOST_BYTE(DID_ABORT); scp_found = ASC_TRUE; } else { scp_found = asc_rmqueue(&boardp->done, scp); ASC_ASSERT(scp_found == ASC_TRUE); } } else { /* * The command was not found on the active or waiting queues. */ do_scsi_done = ASC_TRUE; scp_found = ASC_FALSE; ret = SCSI_ABORT_NOT_RUNNING; } /* Clear abort flag. */ boardp->flags &= ~ASC_HOST_IN_ABORT; /* * Because the ASC_HOST_IN_ABORT flag causes both * 'advansys_interrupt' and 'asc_isr_callback' to * queue requests to the board's 'done' queue and * prevents waiting commands from being executed, * these queued requests must be handled here. */ done_scp = asc_dequeue_list(&boardp->done, NULL, ASC_TID_ALL); /* * Start any waiting commands for the board. */ if (!ASC_QUEUE_EMPTY(&boardp->waiting)) { ASC_DBG(1, "advansys_interrupt: before asc_execute_queue()\n"); asc_execute_queue(&boardp->waiting); } } /* Interrupts could be enabled here. */ /* * Complete the request to be aborted, unless it has been * restarted as detected above, even if it was not found on * the device active or waiting queues. */ ASC_ASSERT(do_scsi_done != ASC_ERROR); ASC_ASSERT(scp_found != ASC_ERROR); if (do_scsi_done == ASC_TRUE) { if (scp->scsi_done == NULL) { ASC_PRINT1( "advansys_abort: aborted request scsi_done() is NULL, %x\n", (unsigned) scp); } else { if (scp_found == ASC_FALSE) { ASC_PRINT1( "advansys_abort: abort request not active or waiting, completing anyway %x\n", (unsigned) scp); } ASC_STATS(scp->host, done); scp->scsi_done(scp); } } /* * It is possible for the request done function to re-enable * interrupts without confusing the driver. But here interrupts * aren't enabled until all requests have been completed. */ if (done_scp != NULL) { asc_scsi_done_list(done_scp); } ASC_DBG1(1, "advansys_abort: ret %d\n", ret); /* Re-enable interrupts, if they were enabled on entry. */ restore_flags(flags); ASC_ASSERT(ret != ASC_ERROR); return ret; } /* * advansys_reset() * * Reset the device associated with the command 'scp'. */ int #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,89) advansys_reset(Scsi_Cmnd *scp) #else /* version >= v1.3.89 */ advansys_reset(Scsi_Cmnd *scp, unsigned int reset_flags) #endif /* version >= v1.3.89 */ { struct Scsi_Host *shp; asc_board_t *boardp; ASC_DVC_VAR *asc_dvc_varp; ADV_DVC_VAR *adv_dvc_varp; int flags; Scsi_Cmnd *done_scp = NULL, *last_scp = NULL; Scsi_Cmnd *tscp, *new_last_scp; int do_scsi_done; int scp_found; int status; int target; int ret; int device_reset = ASC_FALSE; /* Save current flags and disable interrupts. */ save_flags(flags); cli(); ASC_DBG1(1, "advansys_reset: %x\n", (unsigned) scp); #ifdef ADVANSYS_STATS if (scp->host != NULL) { ASC_STATS(scp->host, reset); } #endif /* ADVANSYS_STATS */ #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) if ((reset_flags & SCSI_RESET_ASYNCHRONOUS) && (scp->serial_number != scp->serial_number_at_timeout)) { ASC_PRINT1( "advansys_reset: timeout serial number changed for request %x\n", (unsigned) scp); do_scsi_done = ASC_FALSE; scp_found = ASC_FALSE; ret = SCSI_RESET_NOT_RUNNING; } else #endif /* version >= v1.3.89 */ if ((shp = scp->host) == NULL) { scp->result = HOST_BYTE(DID_ERROR); do_scsi_done = ASC_TRUE; scp_found = ASC_FALSE; ret = SCSI_RESET_ERROR; } else if ((boardp = ASC_BOARDP(shp))->flags & (ASC_HOST_IN_RESET | ASC_HOST_IN_ABORT)) { ASC_PRINT2( "advansys_reset: board %d: Nested host reset or abort, flags 0x%x\n", boardp->id, boardp->flags); do_scsi_done = ASC_TRUE; if ((asc_rmqueue(&boardp->active, scp) == ASC_TRUE) || (asc_rmqueue(&boardp->waiting, scp) == ASC_TRUE)) { scp_found = ASC_TRUE; } else { scp_found = ASC_FALSE; } scp->result = HOST_BYTE(DID_ERROR); ret = SCSI_RESET_ERROR; } else if (jiffies >= boardp->last_reset && jiffies < (boardp->last_reset + (10 * HZ))) { /* * Don't allow a reset to be attempted within 10 seconds * of the last reset. * * If 'jiffies' wrapping occurs, the reset request will go * through, because a wrapped 'jiffies' would not pass the * test above. */ ASC_DBG(1, "advansys_reset: reset within 10 sec of last reset ignored\n"); do_scsi_done = ASC_TRUE; if ((asc_rmqueue(&boardp->active, scp) == ASC_TRUE) || (asc_rmqueue(&boardp->waiting, scp) == ASC_TRUE)) { scp_found = ASC_TRUE; } else { scp_found = ASC_FALSE; } scp->result = HOST_BYTE(DID_ERROR); ret = SCSI_RESET_ERROR; } else { do_scsi_done = ASC_TRUE; /* Set reset flag to avoid nested reset or abort requests. */ boardp->flags |= ASC_HOST_IN_RESET; /* * If the request is on the target waiting or active queue * or the board done queue, then remove it and note that it * was found. */ if (asc_rmqueue(&boardp->active, scp) == ASC_TRUE) { ASC_DBG(1, "advansys_reset: active scp_found = TRUE\n"); scp_found = ASC_TRUE; } else if (asc_rmqueue(&boardp->waiting, scp) == ASC_TRUE) { ASC_DBG(1, "advansys_reset: waiting scp_found = TRUE\n"); scp_found = ASC_TRUE; } else if (asc_rmqueue(&boardp->done, scp) == ASC_TRUE) { scp_found = ASC_TRUE; } else { scp_found = ASC_FALSE; } if (ASC_NARROW_BOARD(boardp)) { /* * Narrow Board * * If the suggest reset bus flags are set, then reset the bus. * Otherwise only reset the device. */ asc_dvc_varp = &boardp->dvc_var.asc_dvc_var; #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) if (reset_flags & (SCSI_RESET_SUGGEST_BUS_RESET | SCSI_RESET_SUGGEST_HOST_RESET)) { #endif /* version >= v1.3.89 */ /* * Reset the target's SCSI bus. */ ASC_DBG(1, "advansys_reset: before AscResetSB()\n"); sti(); /* Enable interrupts for AscResetSB(). */ status = AscResetSB(asc_dvc_varp); cli(); switch (status) { case ASC_TRUE: ASC_DBG(1, "advansys_reset: AscResetSB() success\n"); ret = SCSI_RESET_SUCCESS; break; case ASC_ERROR: default: ASC_DBG(1, "advansys_reset: AscResetSB() failed\n"); ret = SCSI_RESET_ERROR; break; } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) } else { /* * Reset the specified device. If the device reset fails, * then reset the SCSI bus. */ ASC_DBG1(1, "advansys_reset: before AscResetDevice(), target %d\n", scp->target); sti(); /* Enable interrupts for AscResetDevice(). */ status = AscResetDevice(asc_dvc_varp, scp->target); cli(); switch (status) { case ASC_TRUE: ASC_DBG(1, "advansys_reset: AscResetDevice() success\n"); device_reset = ASC_TRUE; ret = SCSI_RESET_SUCCESS; break; case ASC_ERROR: default: ASC_DBG(1, "advansys_reset: AscResetDevice() failed; Calling AscResetSB()\n"); sti(); /* Enable interrupts for AscResetSB(). */ status = AscResetSB(asc_dvc_varp); cli(); switch (status) { case ASC_TRUE: ASC_DBG(1, "advansys_reset: AscResetSB() TRUE\n"); ret = SCSI_RESET_SUCCESS; break; case ASC_ERROR: default: ASC_DBG(1, "advansys_reset: AscResetSB() ERROR\n"); ret = SCSI_RESET_ERROR; break; } break; } } #endif /* version >= v1.3.89 */ } else { /* * Wide Board * * If the suggest reset bus flags are set, then reset the bus. * Otherwise only reset the device. */ adv_dvc_varp = &boardp->dvc_var.adv_dvc_var; #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) if (reset_flags & (SCSI_RESET_SUGGEST_BUS_RESET | SCSI_RESET_SUGGEST_HOST_RESET)) { #endif /* version >= v1.3.89 */ /* * Reset the target's SCSI bus. */ ASC_DBG(1, "advansys_reset: before AdvResetSB()\n"); switch (AdvResetSB(adv_dvc_varp)) { case ASC_TRUE: ASC_DBG(1, "advansys_reset: AdvResetSB() success\n"); ret = SCSI_RESET_SUCCESS; break; case ASC_FALSE: default: ASC_DBG(1, "advansys_reset: AdvResetSB() failed\n"); ret = SCSI_RESET_ERROR; break; } /* * Ensure all requests completed by the microcode have * been processed by calling AdvISR(). */ (void) AdvISR(adv_dvc_varp); #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) } else { /* * Reset the specified device. If the device reset fails, * then reset the SCSI bus. */ ASC_DBG1(1, "advansys_reset: before AdvResetDevice(), target %d\n", scp->target); switch (AdvResetDevice(adv_dvc_varp, scp->target)) { case ASC_TRUE: ASC_DBG(1, "advansys_reset: AdvResetDevice() success\n"); device_reset = ASC_TRUE; ret = SCSI_RESET_SUCCESS; break; case ASC_FALSE: default: ASC_DBG(1, "advansys_reset: AdvResetDevice() failed; Calling AdvResetSB()\n"); switch (AdvResetSB(adv_dvc_varp)) { case ASC_TRUE: ASC_DBG(1, "advansys_reset: AdvResetSB() TRUE\n"); ret = SCSI_RESET_SUCCESS; break; case ASC_FALSE: default: ASC_DBG(1, "advansys_reset: AdvResetSB() ERROR\n"); ret = SCSI_RESET_ERROR; break; } break; } /* * Ensure all requests completed by the microcode have * been processed by calling AdvISR(). */ (void) AdvISR(adv_dvc_varp); } #endif /* version >= v1.3.89 */ } /* * Because the ASC_HOST_IN_RESET flag causes both * 'advansys_interrupt' and 'asc_isr_callback' to * queue requests to the board's 'done' queue and * prevents waiting commands from being executed, * these queued requests must be handled here. */ done_scp = asc_dequeue_list(&boardp->done, &last_scp, ASC_TID_ALL); /* * If a device reset was performed dequeue all waiting * and active requests for the device and set the request * status to DID_RESET. * * If a SCSI bus reset was performed dequeue all waiting * and active requests for all devices and set the request * status to DID_RESET. */ if (device_reset == ASC_TRUE) { target = scp->target; } else { target = ASC_TID_ALL; } /* * Add active requests to 'done_scp' and set the request status * to DID_RESET. */ if (done_scp == NULL) { done_scp = asc_dequeue_list(&boardp->active, &last_scp, target); for (tscp = done_scp; tscp; tscp = REQPNEXT(tscp)) { tscp->result = HOST_BYTE(DID_RESET); } } else { ASC_ASSERT(last_scp != NULL); REQPNEXT(last_scp) = asc_dequeue_list(&boardp->active, &new_last_scp, target); if (new_last_scp != NULL) { ASC_ASSERT(REQPNEXT(last_scp) != NULL); for (tscp = REQPNEXT(last_scp); tscp; tscp = REQPNEXT(tscp)) { tscp->result = HOST_BYTE(DID_RESET); } last_scp = new_last_scp; } } /* * Add waiting requests to 'done_scp' and set the request status * to DID_RESET. */ if (done_scp == NULL) { done_scp = asc_dequeue_list(&boardp->waiting, &last_scp, target); for (tscp = done_scp; tscp; tscp = REQPNEXT(tscp)) { tscp->result = HOST_BYTE(DID_RESET); } } else { ASC_ASSERT(last_scp != NULL); REQPNEXT(last_scp) = asc_dequeue_list(&boardp->waiting, &new_last_scp, target); if (new_last_scp != NULL) { ASC_ASSERT(REQPNEXT(last_scp) != NULL); for (tscp = REQPNEXT(last_scp); tscp; tscp = REQPNEXT(tscp)) { tscp->result = HOST_BYTE(DID_RESET); } last_scp = new_last_scp; } } /* Save the time of the most recently completed reset. */ boardp->last_reset = jiffies; /* Clear reset flag. */ boardp->flags &= ~ASC_HOST_IN_RESET; /* * Start any waiting commands for the board. */ if (!ASC_QUEUE_EMPTY(&boardp->waiting)) { ASC_DBG(1, "advansys_interrupt: before asc_execute_queue()\n"); asc_execute_queue(&boardp->waiting); } ret = SCSI_RESET_SUCCESS; } /* Interrupts could be enabled here. */ ASC_ASSERT(do_scsi_done != ASC_ERROR); ASC_ASSERT(scp_found != ASC_ERROR); if (do_scsi_done == ASC_TRUE) { if (scp->scsi_done == NULL) { ASC_PRINT1( "advansys_reset: reset request scsi_done() is NULL, %x\n", (unsigned) scp); } else { if (scp_found == ASC_FALSE) { ASC_PRINT1( "advansys_reset: reset request not active or waiting, completing anyway %x\n", (unsigned) scp); } ASC_STATS(scp->host, done); scp->scsi_done(scp); } } /* * It is possible for the request done function to re-enable * interrupts without confusing the driver. But here interrupts * aren't enabled until requests have been completed. */ if (done_scp != NULL) { asc_scsi_done_list(done_scp); } ASC_DBG1(1, "advansys_reset: ret %d\n", ret); /* Re-enable interrupts, if they were enabled on entry. */ restore_flags(flags); ASC_ASSERT(ret != ASC_ERROR); return ret; } /* * advansys_biosparam() * * Translate disk drive geometry if the "BIOS greater than 1 GB" * support is enabled for a drive. * * ip (information pointer) is an int array with the following definition: * ip[0]: heads * ip[1]: sectors * ip[2]: cylinders */ int #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,0) advansys_biosparam(Disk *dp, int dep, int ip[]) #else /* version >= v1.3.0 */ advansys_biosparam(Disk *dp, kdev_t dep, int ip[]) #endif /* version >= v1.3.0 */ { asc_board_t *boardp; ASC_DBG(1, "advansys_biosparam: begin\n"); ASC_STATS(dp->device->host, biosparam); boardp = ASC_BOARDP(dp->device->host); if (ASC_NARROW_BOARD(boardp)) { if ((boardp->dvc_var.asc_dvc_var.dvc_cntl & ASC_CNTL_BIOS_GT_1GB) && dp->capacity > 0x200000) { ip[0] = 255; ip[1] = 63; } else { ip[0] = 64; ip[1] = 32; } } else { if ((boardp->dvc_var.adv_dvc_var.bios_ctrl & BIOS_CTRL_EXTENDED_XLAT) && dp->capacity > 0x200000) { ip[0] = 255; ip[1] = 63; } else { ip[0] = 64; ip[1] = 32; } } ip[2] = dp->capacity / (ip[0] * ip[1]); ASC_DBG(1, "advansys_biosparam: end\n"); return 0; } /* * advansys_setup() * * This function is called from init/main.c at boot time. * It it passed LILO parameters that can be set from the * LILO command line or in /etc/lilo.conf. * * It is used by the AdvanSys driver to either disable I/O * port scanning or to limit scanning to 1 - 4 I/O ports. * Regardless of the option setting EISA and PCI boards * will still be searched for and detected. This option * only affects searching for ISA and VL boards. * * If ADVANSYS_DEBUG is defined the driver debug level may * be set using the 5th (ASC_NUM_IOPORT_PROBE + 1) I/O Port. * * Examples: * 1. Eliminate I/O port scanning: * boot: linux advansys= * or * boot: linux advansys=0x0 * 2. Limit I/O port scanning to one I/O port: * boot: linux advansys=0x110 * 3. Limit I/O port scanning to four I/O ports: * boot: linux advansys=0x110,0x210,0x230,0x330 * 4. If ADVANSYS_DEBUG, limit I/O port scanning to four I/O ports and * set the driver debug level to 2. * boot: linux advansys=0x110,0x210,0x230,0x330,0xdeb2 * * ints[0] - number of arguments * ints[1] - first argument * ints[2] - second argument * ... */ ASC_INITFUNC( void advansys_setup(char *str, int *ints) ) { int i; if (asc_iopflag == ASC_TRUE) { printk("AdvanSys SCSI: 'advansys' LILO option may appear only once\n"); return; } asc_iopflag = ASC_TRUE; if (ints[0] > ASC_NUM_IOPORT_PROBE) { #ifdef ADVANSYS_DEBUG if ((ints[0] == ASC_NUM_IOPORT_PROBE + 1) && (ints[ASC_NUM_IOPORT_PROBE + 1] >> 4 == 0xdeb)) { asc_dbglvl = ints[ASC_NUM_IOPORT_PROBE + 1] & 0xf; } else { #endif /* ADVANSYS_DEBUG */ printk("AdvanSys SCSI: only %d I/O ports accepted\n", ASC_NUM_IOPORT_PROBE); #ifdef ADVANSYS_DEBUG } #endif /* ADVANSYS_DEBUG */ } #ifdef ADVANSYS_DEBUG ASC_DBG1(1, "advansys_setup: ints[0] %d\n", ints[0]); for (i = 1; i < ints[0]; i++) { ASC_DBG2(1, " ints[%d] %x", i, ints[i]); } ASC_DBG(1, "\n"); #endif /* ADVANSYS_DEBUG */ for (i = 1; i <= ints[0] && i <= ASC_NUM_IOPORT_PROBE; i++) { asc_ioport[i-1] = ints[i]; ASC_DBG2(1, "advansys_setup: asc_ioport[%d] %x\n", i - 1, asc_ioport[i-1]); } } /* * --- Loadable Driver Support */ #ifdef MODULE Scsi_Host_Template driver_template = ADVANSYS; # include "scsi_module.c" #endif /* MODULE */ /* * --- Miscellaneous Driver Functions */ /* * First-level interrupt handler. * * For versions > v1.3.70, 'dev_id' is a pointer to the interrupting * adapter's asc_board_t. Because all boards are currently checked * for interrupts on each interrupt, 'dev_id' is not referenced. 'dev_id' * could be used to identify an interrupt passed to the AdvanSys driver, * which is for a device sharing an interrupt with an AdvanSys adapter. */ STATIC void #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,70) advansys_interrupt(int irq, struct pt_regs *regs) #else /* version >= v1.3.70 */ advansys_interrupt(int irq, void *dev_id, struct pt_regs *regs) #endif /* version >= v1.3.70 */ { #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,95) int flags; #else /* version >= v2.1.95 */ unsigned long flags; #endif /* version >= v2.1.95 */ int i; asc_board_t *boardp; Scsi_Cmnd *done_scp = NULL, *last_scp = NULL; Scsi_Cmnd *new_last_scp; #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,95) /* Disable interrupts, if they aren't already disabled. */ save_flags(flags); cli(); #else /* version >= v2.1.95 */ /* * Disable interrupts, if they aren't already disabled and acquire * the I/O spinlock. */ spin_lock_irqsave(&io_request_lock, flags); #endif /* version >= v2.1.95 */ ASC_DBG(1, "advansys_interrupt: begin\n"); /* * Check for interrupts on all boards. * AscISR() will call asc_isr_callback(). */ for (i = 0; i < asc_board_count; i++) { boardp = ASC_BOARDP(asc_host[i]); ASC_DBG2(2, "advansys_interrupt: i %d, boardp %lx\n", i, (ulong) boardp) if (ASC_NARROW_BOARD(boardp)) { /* * Narrow Board */ if (AscIsIntPending(asc_host[i]->io_port)) { ASC_STATS(asc_host[i], interrupt); ASC_DBG(1, "advansys_interrupt: before AscISR()\n"); AscISR(&boardp->dvc_var.asc_dvc_var); } } else { /* * Wide Board */ ASC_DBG(1, "advansys_interrupt: before AdvISR()\n"); if (AdvISR(&boardp->dvc_var.adv_dvc_var)) { ASC_STATS(asc_host[i], interrupt); } } /* * Start waiting requests and create a list of completed requests. * * If a reset or abort request is being performed for the board, * the reset or abort handler will complete pending requests after * it has completed. */ if ((boardp->flags & (ASC_HOST_IN_RESET | ASC_HOST_IN_ABORT)) == 0) { ASC_DBG2(1, "advansys_interrupt: done_scp %lx, last_scp %lx\n", (ulong) done_scp, (ulong) last_scp); /* Start any waiting commands for the board. */ if (!ASC_QUEUE_EMPTY(&boardp->waiting)) { ASC_DBG(1, "advansys_interrupt: before asc_execute_queue()\n"); asc_execute_queue(&boardp->waiting); } /* * Add to the list of requests that must be completed. * * 'done_scp' will always be NULL on the first iteration * of this loop. 'last_scp' is set at the same time as * 'done_scp'. */ if (done_scp == NULL) { done_scp = asc_dequeue_list(&boardp->done, &last_scp, ASC_TID_ALL); } else { ASC_ASSERT(last_scp != NULL); REQPNEXT(last_scp) = asc_dequeue_list(&boardp->done, &new_last_scp, ASC_TID_ALL); if (new_last_scp != NULL) { ASC_ASSERT(REQPNEXT(last_scp) != NULL); last_scp = new_last_scp; } } } } /* Interrupts could be enabled here. */ /* * It is possible for the request done function to re-enable * interrupts without confusing the driver. But here the * original flags aren't restored until all requests have been * completed. */ asc_scsi_done_list(done_scp); #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,95) /* * Restore the original flags which will enable interrupts * if and only if they were enabled on entry. */ restore_flags(flags); #else /* version >= v2.1.95 */ /* * Release the I/O spinlock and restore the original flags * which will enable interrupts if and only if they were * enabled on entry. */ spin_unlock_irqrestore(&io_request_lock, flags); #endif /* version >= v2.1.95 */ ASC_DBG(1, "advansys_interrupt: end\n"); return; } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) /* * Set the number of commands to queue per device for the * specified host adapter. */ STATIC void advansys_select_queue_depths(struct Scsi_Host *shp, Scsi_Device *devicelist) { Scsi_Device *device; asc_board_t *boardp; boardp = ASC_BOARDP(shp); boardp->flags |= ASC_SELECT_QUEUE_DEPTHS; for (device = devicelist; device != NULL; device = device->next) { if (device->host != shp) { continue; } /* * Save a pointer to the device and set its initial/maximum * queue depth. */ boardp->device[device->id] = device; if (ASC_NARROW_BOARD(boardp)) { device->queue_depth = boardp->dvc_var.asc_dvc_var.max_dvc_qng[device->id]; } else { device->queue_depth = boardp->dvc_var.adv_dvc_var.max_dvc_qng; } ASC_DBG3(1, "advansys_select_queue_depths: shp %x, id %d, depth %d\n", (unsigned) shp, device->id, device->queue_depth); } } #endif /* version >= v1.3.89 */ /* * Function used only with polled I/O requests that are initiated by * advansys_command(). */ STATIC void advansys_command_done(Scsi_Cmnd *scp) { ASC_DBG1(1, "advansys_command_done: scp %x\n", (unsigned) scp); scp->SCp.Status = 1; } /* * Complete all requests on the singly linked list pointed * to by 'scp'. * * Interrupts can be enabled on entry. */ STATIC void asc_scsi_done_list(Scsi_Cmnd *scp) { Scsi_Cmnd *tscp; ASC_DBG(2, "asc_scsi_done_list: begin\n"); while (scp != NULL) { ASC_DBG1(3, "asc_scsi_done_list: scp %x\n", (unsigned) scp); tscp = REQPNEXT(scp); REQPNEXT(scp) = NULL; ASC_STATS(scp->host, done); ASC_ASSERT(scp->scsi_done != NULL); scp->scsi_done(scp); scp = tscp; } ASC_DBG(2, "asc_scsi_done_list: done\n"); return; } /* * Execute a single 'Scsi_Cmnd'. * * The function 'done' is called when the request has been completed. * * Scsi_Cmnd: * * host - board controlling device * device - device to send command * target - target of device * lun - lun of device * cmd_len - length of SCSI CDB * cmnd - buffer for SCSI 8, 10, or 12 byte CDB * use_sg - if non-zero indicates scatter-gather request with use_sg elements * * if (use_sg == 0) { * request_buffer - buffer address for request * request_bufflen - length of request buffer * } else { * request_buffer - pointer to scatterlist structure * } * * sense_buffer - sense command buffer * * result (4 bytes of an int): * Byte Meaning * 0 SCSI Status Byte Code * 1 SCSI One Byte Message Code * 2 Host Error Code * 3 Mid-Level Error Code * * host driver fields: * SCp - Scsi_Pointer used for command processing status * scsi_done - used to save caller's done function * host_scribble - used for pointer to another Scsi_Cmnd * * If this function returns ASC_NOERROR or ASC_ERROR the request * has been enqueued on the board's 'done' queue and must be * completed by the caller. * * If ASC_BUSY is returned the request must be enqueued by the * caller and re-tried later. */ STATIC int asc_execute_scsi_cmnd(Scsi_Cmnd *scp) { asc_board_t *boardp; ASC_DVC_VAR *asc_dvc_varp; ADV_DVC_VAR *adv_dvc_varp; ADV_SCSI_REQ_Q *adv_scsiqp; Scsi_Device *device; int ret; ASC_ASSERT(interrupts_enabled() == ASC_FALSE); ASC_DBG2(1, "asc_execute_scsi_cmnd: scp %x, done %x\n", (unsigned) scp, (unsigned) scp->scsi_done); boardp = ASC_BOARDP(scp->host); device = boardp->device[scp->target]; if (ASC_NARROW_BOARD(boardp)) { /* * Build and execute Narrow Board request. */ asc_dvc_varp = &boardp->dvc_var.asc_dvc_var; /* * Build Asc Library request structure using the * global structures 'asc_scsi_req' and 'asc_sg_head'. * * asc_build_req() can not return ASC_BUSY. */ if (asc_build_req(boardp, scp) == ASC_ERROR) { ASC_STATS(scp->host, build_error); return ASC_ERROR; } /* * Execute the command. If there is no error, add the command * to the active queue. */ switch (ret = AscExeScsiQueue(asc_dvc_varp, &asc_scsi_q)) { case ASC_NOERROR: ASC_STATS(scp->host, exe_noerror); /* * Increment monotonically increasing per device successful * request counter. Wrapping doesn't matter. */ boardp->reqcnt[scp->target]++; #if ASC_QUEUE_FLOW_CONTROL /* * Conditionally increment the device queue depth. * * If no error occurred and there have been 100 consecutive * successful requests and the current queue depth is less * than the maximum queue depth, then increment the current * queue depth. */ if (boardp->nerrcnt[scp->target]++ > 100) { boardp->nerrcnt[scp->target] = 0; if (device != NULL && (device->queue_curr_depth < device->queue_depth) && (!(boardp->queue_full & ADV_TID_TO_TIDMASK(scp->target)) || (boardp->queue_full_cnt[scp->target] > device->queue_curr_depth))) { device->queue_curr_depth++; } } #endif /* ASC_QUEUE_FLOW_CONTROL */ asc_enqueue(&boardp->active, scp, ASC_BACK); ASC_DBG(1, "asc_execute_scsi_cmnd: AscExeScsiQueue(), ASC_NOERROR\n"); break; case ASC_BUSY: /* Caller must enqueue request and retry later. */ ASC_STATS(scp->host, exe_busy); #if ASC_QUEUE_FLOW_CONTROL /* * Clear consecutive no error counter and if possible decrement * queue depth. */ boardp->nerrcnt[scp->target] = 0; if (device != NULL && device->queue_curr_depth > 1) { device->queue_curr_depth--; } #endif /* ASC_QUEUE_FLOW_CONTROL */ break; case ASC_ERROR: ASC_PRINT2( "asc_execute_scsi_cmnd: board %d: AscExeScsiQueue() ASC_ERROR, err_code %x\n", boardp->id, asc_dvc_varp->err_code); ASC_STATS(scp->host, exe_error); #if ASC_QUEUE_FLOW_CONTROL /* Clear consecutive no error counter. */ boardp->nerrcnt[scp->target] = 0; #endif /* ASC_QUEUE_FLOW_CONTROL */ scp->result = HOST_BYTE(DID_ERROR); asc_enqueue(&boardp->done, scp, ASC_BACK); break; default: ASC_PRINT2( "asc_execute_scsi_cmnd: board %d: AscExeScsiQueue() unknown, err_code %x\n", boardp->id, asc_dvc_varp->err_code); ASC_STATS(scp->host, exe_unknown); #if ASC_QUEUE_FLOW_CONTROL /* Clear consecutive no error counter. */ boardp->nerrcnt[scp->target] = 0; #endif /* ASC_QUEUE_FLOW_CONTROL */ scp->result = HOST_BYTE(DID_ERROR); asc_enqueue(&boardp->done, scp, ASC_BACK); break; } } else { /* * Build and execute Wide Board request. */ adv_dvc_varp = &boardp->dvc_var.adv_dvc_var; /* * Build and get a pointer to an Adv Library request structure. * * If the request is successfully built then send it below, * otherwise return with an error. */ switch (adv_build_req(boardp, scp, &adv_scsiqp)) { case ASC_NOERROR: ASC_DBG(3, "asc_execute_scsi_cmnd: adv_build_req ASC_NOERROR\n"); break; case ASC_BUSY: ASC_DBG(1, "asc_execute_scsi_cmnd: adv_build_req ASC_BUSY\n"); return ASC_BUSY; case ASC_ERROR: default: ASC_DBG(1, "asc_execute_scsi_cmnd: adv_build_req ASC_ERROR\n"); ASC_STATS(scp->host, build_error); return ASC_ERROR; } /* * Execute the command. If there is no error, add the command * to the active queue. */ switch (ret = AdvExeScsiQueue(adv_dvc_varp, adv_scsiqp)) { case ASC_NOERROR: ASC_STATS(scp->host, exe_noerror); /* * Increment monotonically increasing per device successful * request counter. Wrapping doesn't matter. */ boardp->reqcnt[scp->target]++; asc_enqueue(&boardp->active, scp, ASC_BACK); ASC_DBG(1, "asc_execute_scsi_cmnd: AdvExeScsiQueue(), ASC_NOERROR\n"); break; case ASC_BUSY: /* Caller must enqueue request and retry later. */ ASC_STATS(scp->host, exe_busy); break; case ASC_ERROR: ASC_PRINT2( "asc_execute_scsi_cmnd: board %d: AdvExeScsiQueue() ASC_ERROR, err_code %x\n", boardp->id, adv_dvc_varp->err_code); ASC_STATS(scp->host, exe_error); scp->result = HOST_BYTE(DID_ERROR); asc_enqueue(&boardp->done, scp, ASC_BACK); break; default: ASC_PRINT2( "asc_execute_scsi_cmnd: board %d: AdvExeScsiQueue() unknown, err_code %x\n", boardp->id, adv_dvc_varp->err_code); ASC_STATS(scp->host, exe_unknown); scp->result = HOST_BYTE(DID_ERROR); asc_enqueue(&boardp->done, scp, ASC_BACK); break; } } ASC_DBG(1, "asc_execute_scsi_cmnd: end\n"); ASC_ASSERT(interrupts_enabled() == ASC_FALSE); return ret; } /* * Build a request structure for the Asc Library (Narrow Board). * * The global structures 'asc_scsi_q' and 'asc_sg_head' are * used to build the request. * * If an error occurs, then return ASC_ERROR. */ STATIC int asc_build_req(asc_board_t *boardp, Scsi_Cmnd *scp) { /* * Mutually exclusive access is required to 'asc_scsi_q' and * 'asc_sg_head' until after the request is started. */ memset(&asc_scsi_q, 0, sizeof(ASC_SCSI_Q)); /* * Point the ASC_SCSI_Q to the 'Scsi_Cmnd'. */ asc_scsi_q.q2.srb_ptr = (ulong) scp; /* * Build the ASC_SCSI_Q request. */ ASC_ASSERT(scp->cmd_len <= ASC_MAX_CDB_LEN); if (scp->cmd_len > ASC_MAX_CDB_LEN) { scp->cmd_len = ASC_MAX_CDB_LEN; } asc_scsi_q.cdbptr = &scp->cmnd[0]; asc_scsi_q.q2.cdb_len = scp->cmd_len; asc_scsi_q.q1.target_id = ASC_TID_TO_TARGET_ID(scp->target); asc_scsi_q.q1.target_lun = scp->lun; asc_scsi_q.q2.target_ix = ASC_TIDLUN_TO_IX(scp->target, scp->lun); #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,0,0) asc_scsi_q.q1.sense_addr = (ulong) &scp->sense_buffer[0]; #else /* version >= v2.0.0 */ asc_scsi_q.q1.sense_addr = virt_to_bus(&scp->sense_buffer[0]); #endif /* version >= v2.0.0 */ asc_scsi_q.q1.sense_len = sizeof(scp->sense_buffer); /* * If there are any outstanding requests for the current target, * then every 255th request send an ORDERED request. This heuristic * tries to retain the benefit of request sorting while preventing * request starvation. 255 is the max number of tags or pending commands * a device may have outstanding. * * The request count is incremented below for every successfully * started request. * */ if ((boardp->dvc_var.asc_dvc_var.cur_dvc_qng[scp->target] > 0) && (boardp->reqcnt[scp->target] % 255) == 0) { asc_scsi_q.q2.tag_code = M2_QTAG_MSG_ORDERED; } else { asc_scsi_q.q2.tag_code = M2_QTAG_MSG_SIMPLE; } /* * Build ASC_SCSI_Q for a contiguous buffer or a scatter-gather * buffer command. */ if (scp->use_sg == 0) { /* * CDB request of single contiguous buffer. */ ASC_STATS(scp->host, cont_cnt); #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,0,0) asc_scsi_q.q1.data_addr = (ulong) scp->request_buffer; #else /* version >= v2.0.0 */ asc_scsi_q.q1.data_addr = virt_to_bus(scp->request_buffer); #endif /* version >= v2.0.0 */ asc_scsi_q.q1.data_cnt = scp->request_bufflen; ASC_STATS_ADD(scp->host, cont_xfer, ASC_CEILING(scp->request_bufflen, 512)); asc_scsi_q.q1.sg_queue_cnt = 0; asc_scsi_q.sg_head = NULL; } else { /* * CDB scatter-gather request list. */ int sgcnt; struct scatterlist *slp; if (scp->use_sg > scp->host->sg_tablesize) { ASC_PRINT3( "asc_build_req: board %d: use_sg %d > sg_tablesize %d\n", boardp->id, scp->use_sg, scp->host->sg_tablesize); scp->result = HOST_BYTE(DID_ERROR); asc_enqueue(&boardp->done, scp, ASC_BACK); return ASC_ERROR; } ASC_STATS(scp->host, sg_cnt); /* * Use global ASC_SG_HEAD structure and set the ASC_SCSI_Q * structure to point to it. */ memset(&asc_sg_head, 0, sizeof(ASC_SG_HEAD)); asc_scsi_q.q1.cntl |= QC_SG_HEAD; asc_scsi_q.sg_head = &asc_sg_head; asc_scsi_q.q1.data_cnt = 0; asc_scsi_q.q1.data_addr = 0; asc_sg_head.entry_cnt = asc_scsi_q.q1.sg_queue_cnt = scp->use_sg; ASC_STATS_ADD(scp->host, sg_elem, asc_sg_head.entry_cnt); /* * Convert scatter-gather list into ASC_SG_HEAD list. */ slp = (struct scatterlist *) scp->request_buffer; for (sgcnt = 0; sgcnt < scp->use_sg; sgcnt++, slp++) { #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,0,0) asc_sg_head.sg_list[sgcnt].addr = (ulong) slp->address; #else /* version >= v2.0.0 */ asc_sg_head.sg_list[sgcnt].addr = virt_to_bus(slp->address); #endif /* version >= v2.0.0 */ asc_sg_head.sg_list[sgcnt].bytes = slp->length; ASC_STATS_ADD(scp->host, sg_xfer, ASC_CEILING(slp->length, 512)); } } ASC_DBG_PRT_ASC_SCSI_Q(2, &asc_scsi_q); ASC_DBG_PRT_CDB(1, scp->cmnd, scp->cmd_len); return ASC_NOERROR; } /* * Build a request structure for the Adv Library (Wide Board). * * If an adv_req_t can not be allocated to issue the request, * then return ASC_BUSY. If an error occurs, then return ASC_ERROR. */ STATIC int adv_build_req(asc_board_t *boardp, Scsi_Cmnd *scp, ADV_SCSI_REQ_Q **adv_scsiqpp) { adv_req_t *reqp; ADV_SCSI_REQ_Q *scsiqp; int i; /* * Allocate an adv_req_t structure from the board to execute * the command. */ if (boardp->adv_reqp == NULL) { ASC_DBG(1, "adv_build_req: no free adv_req_t\n"); ASC_STATS(scp->host, adv_build_noreq); return ASC_BUSY; } else { reqp = boardp->adv_reqp; boardp->adv_reqp = reqp->next_reqp; reqp->next_reqp = NULL; } /* * Get 4-byte aligned ADV_SCSI_REQ_Q and ADV_SG_BLOCK pointers. */ scsiqp = (ADV_SCSI_REQ_Q *) ADV_DWALIGN(&reqp->scsi_req_q); memset(scsiqp, 0, sizeof(ADV_SCSI_REQ_Q)); /* * Set the ADV_SCSI_REQ_Q 'srb_ptr' to point to the adv_req_t structure. */ scsiqp->srb_ptr = (ulong) reqp; /* * Set the adv_req_t 'cmndp' to point to the Scsi_Cmnd structure. */ reqp->cmndp = scp; /* * Build the ADV_SCSI_REQ_Q request. */ /* * Set CDB length and copy it to the request structure. */ ASC_ASSERT(scp->cmd_len <= ASC_MAX_CDB_LEN); if (scp->cmd_len > ASC_MAX_CDB_LEN) { scp->cmd_len = ASC_MAX_CDB_LEN; } scsiqp->cdb_len = scp->cmd_len; for (i = 0; i < scp->cmd_len; i++) { scsiqp->cdb[i] = scp->cmnd[i]; } scsiqp->target_id = scp->target; scsiqp->target_lun = scp->lun; scsiqp->vsense_addr = (ulong) &scp->sense_buffer[0]; #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,0,0) scsiqp->sense_addr = (ulong) &scp->sense_buffer[0]; #else /* version >= v2.0.0 */ scsiqp->sense_addr = virt_to_bus(&scp->sense_buffer[0]); #endif /* version >= v2.0.0 */ scsiqp->sense_len = sizeof(scp->sense_buffer); /* * Build ADV_SCSI_REQ_Q for a contiguous buffer or a scatter-gather * buffer command. */ scsiqp->data_cnt = scp->request_bufflen; scsiqp->vdata_addr = (ulong) scp->request_buffer; #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,0,0) scsiqp->data_addr = (ulong) scp->request_buffer; #else /* version >= v2.0.0 */ scsiqp->data_addr = virt_to_bus(scp->request_buffer); #endif /* version >= v2.0.0 */ if (scp->use_sg == 0) { /* * CDB request of single contiguous buffer. */ reqp->sgblkp = NULL; scsiqp->sg_list_ptr = NULL; ASC_STATS(scp->host, cont_cnt); ASC_STATS_ADD(scp->host, cont_xfer, ASC_CEILING(scp->request_bufflen, 512)); } else { /* * CDB scatter-gather request list. */ if (scp->use_sg > ADV_MAX_SG_LIST) { ASC_PRINT3( "adv_build_req: board %d: use_sg %d > ADV_MAX_SG_LIST %d\n", boardp->id, scp->use_sg, scp->host->sg_tablesize); scp->result = HOST_BYTE(DID_ERROR); asc_enqueue(&boardp->done, scp, ASC_BACK); /* * Free the 'adv_req_t' structure by adding it back to the * board free list. */ reqp->next_reqp = boardp->adv_reqp; boardp->adv_reqp = reqp; return ASC_ERROR; } /* * Allocate an 'adv_sgblk_t' structure from the board to * execute the command. */ if (boardp->adv_sgblkp == NULL) { ASC_DBG(1, "adv_build_req: no free adv_sgblk_t\n"); ASC_STATS(scp->host, adv_build_nosg); /* * Free the 'adv_req_t' structure by adding it back to the * board free list. */ reqp->next_reqp = boardp->adv_reqp; boardp->adv_reqp = reqp; return ASC_BUSY; } else { reqp->sgblkp = boardp->adv_sgblkp; boardp->adv_sgblkp = reqp->sgblkp->next_sgblkp; reqp->sgblkp->next_sgblkp = NULL; } /* * Build scatter-gather list. */ scsiqp->sg_list_ptr = (ADV_SG_BLOCK *) ADV_DWALIGN(&reqp->sgblkp->sg_block[0]); memset(scsiqp->sg_list_ptr, 0, sizeof(ADV_SG_BLOCK) * (ADV_NUM_SG_BLOCK + ADV_NUM_PAGE_CROSSING)); if (adv_get_sglist(&boardp->dvc_var.adv_dvc_var, scsiqp, scp) == ADV_ERROR) { /* * Free the adv_sgblk_t structure, if any, by adding it back * to the board free list. */ ASC_ASSERT(reqp->sgblkp != NULL); reqp->sgblkp->next_sgblkp = boardp->adv_sgblkp; boardp->adv_sgblkp = reqp->sgblkp; /* * Free the adv_req_t structure by adding it back to the * board free list. */ reqp->next_reqp = boardp->adv_reqp; boardp->adv_reqp = reqp; return ADV_ERROR; } ASC_STATS(scp->host, sg_cnt); ASC_STATS_ADD(scp->host, sg_elem, scp->use_sg); } ASC_DBG_PRT_ADV_SCSI_REQ_Q(2, scsiqp); ASC_DBG_PRT_CDB(1, scp->cmnd, scp->cmd_len); *adv_scsiqpp = scsiqp; return ASC_NOERROR; } /* * Build scatter-gather list for Adv Library (Wide Board). * * Return: * ADV_SUCCESS(1) - SG List successfully created * ADV_ERROR(-1) - SG List creation failed */ STATIC int adv_get_sglist(ADV_DVC_VAR *adv_dvc_varp, ADV_SCSI_REQ_Q *scsiqp, Scsi_Cmnd *scp) { ADV_SG_BLOCK *sg_block; /* virtual address of a SG */ ulong sg_block_next_addr; /* block and its next */ ulong sg_block_physical_addr; int sg_block_index, i; /* how many SG entries */ struct scatterlist *slp; int sg_elem_cnt; slp = (struct scatterlist *) scp->request_buffer; sg_elem_cnt = scp->use_sg; sg_block = scsiqp->sg_list_ptr; sg_block_next_addr = (ulong) sg_block; /* allow math operation */ sg_block_physical_addr = #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,0,0) (ulong) scsiqp->sg_list_ptr; #else /* version >= v2.0.0 */ virt_to_bus(scsiqp->sg_list_ptr); #endif /* version >= v2.0.0 */ ADV_ASSERT(ADV_DWALIGN(sg_block_physical_addr) == sg_block_physical_addr); scsiqp->sg_real_addr = sg_block_physical_addr; sg_block_index = 0; do { sg_block->first_entry_no = sg_block_index; for (i = 0; i < NO_OF_SG_PER_BLOCK; i++) { sg_block->sg_list[i].sg_addr = #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,0,0) (ulong) slp->address; #else /* version >= v2.0.0 */ virt_to_bus(slp->address); #endif /* version >= v2.0.0 */ sg_block->sg_list[i].sg_count = slp->length; ASC_STATS_ADD(scp->host, sg_xfer, ASC_CEILING(slp->length, 512)); if (--sg_elem_cnt == 0) { /* last entry, get out */ scsiqp->sg_entry_cnt = sg_block_index + i + 1; sg_block->last_entry_no = sg_block_index + i; sg_block->sg_ptr = 0L; /* next link = NULL */ return ADV_SUCCESS; } slp++; } sg_block_next_addr += sizeof(ADV_SG_BLOCK); sg_block_physical_addr += sizeof(ADV_SG_BLOCK); ADV_ASSERT(ADV_DWALIGN(sg_block_physical_addr) == sg_block_physical_addr); sg_block_index += NO_OF_SG_PER_BLOCK; sg_block->sg_ptr = (ADV_SG_BLOCK *) sg_block_physical_addr; sg_block->last_entry_no = sg_block_index - 1; sg_block = (ADV_SG_BLOCK *) sg_block_next_addr; /* virtual addr */ } while (1); /* NOTREACHED */ } /* * asc_isr_callback() - Second Level Interrupt Handler called by AscISR(). * * Interrupt callback function for the Narrow SCSI Asc Library. */ STATIC void asc_isr_callback(ASC_DVC_VAR *asc_dvc_varp, ASC_QDONE_INFO *qdonep) { asc_board_t *boardp; Scsi_Cmnd *scp; struct Scsi_Host *shp; int underrun = ASC_FALSE; int i; ASC_ASSERT(interrupts_enabled() == ASC_FALSE); ASC_DBG2(1, "asc_isr_callback: asc_dvc_varp %x, qdonep %x\n", (unsigned) asc_dvc_varp, (unsigned) qdonep); ASC_DBG_PRT_ASC_QDONE_INFO(2, qdonep); /* * Get the Scsi_Cmnd structure and Scsi_Host structure for the * command that has been completed. */ scp = (Scsi_Cmnd *) qdonep->d2.srb_ptr; ASC_DBG1(1, "asc_isr_callback: scp %x\n", (unsigned) scp); if (scp == NULL) { ASC_PRINT("asc_isr_callback: scp is NULL\n"); return; } ASC_DBG_PRT_CDB(2, scp->cmnd, scp->cmd_len); /* * If the request's host pointer is not valid, display a * message and return. */ shp = scp->host; for (i = 0; i < asc_board_count; i++) { if (asc_host[i] == shp) { break; } } if (i == asc_board_count) { ASC_PRINT2("asc_isr_callback: scp %x has bad host pointer, host %x\n", (unsigned) scp, (unsigned) shp); return; } ASC_STATS(shp, callback); ASC_DBG1(1, "asc_isr_callback: shp %x\n", (unsigned) shp); /* * If the request isn't found on the active queue, it may * have been removed to handle a reset or abort request. * Display a message and return. */ boardp = ASC_BOARDP(shp); ASC_ASSERT(asc_dvc_varp == &boardp->dvc_var.asc_dvc_var); if (asc_rmqueue(&boardp->active, scp) == ASC_FALSE) { ASC_PRINT2("asc_isr_callback: board %d: scp %x not on active queue\n", boardp->id, (unsigned) scp); return; } /* * Check for an underrun condition. */ if (scp->request_bufflen != 0 && qdonep->remain_bytes != 0 && qdonep->remain_bytes <= scp->request_bufflen != 0) { ASC_DBG1(1, "asc_isr_callback: underrun condition %u bytes\n", (unsigned) qdonep->remain_bytes); underrun = ASC_TRUE; } /* * 'qdonep' contains the command's ending status. */ switch (qdonep->d3.done_stat) { case QD_NO_ERROR: ASC_DBG(2, "asc_isr_callback: QD_NO_ERROR\n"); switch (qdonep->d3.host_stat) { case QHSTA_NO_ERROR: scp->result = 0; break; default: /* QHSTA error occurred */ scp->result = HOST_BYTE(DID_ERROR); break; } /* * If an INQUIRY command completed successfully, then call * the AscInquiryHandling() function to set-up the device. */ if (scp->cmnd[0] == SCSICMD_Inquiry && scp->lun == 0 && (scp->request_bufflen - qdonep->remain_bytes) >= 8) { AscInquiryHandling(asc_dvc_varp, scp->target & 0x7, (ASC_SCSI_INQUIRY *) scp->request_buffer); } /* * If there was an underrun without any other error, * set DID_ERROR to indicate the underrun error. * * Note: There is no way yet to indicate the number * of underrun bytes. */ if (scp->result == 0 && underrun == ASC_TRUE) { scp->result = HOST_BYTE(DID_UNDERRUN); } break; case QD_WITH_ERROR: ASC_DBG(2, "asc_isr_callback: QD_WITH_ERROR\n"); switch (qdonep->d3.host_stat) { case QHSTA_NO_ERROR: if (qdonep->d3.scsi_stat == SS_CHK_CONDITION) { ASC_DBG(2, "asc_isr_callback: SS_CHK_CONDITION\n"); ASC_DBG_PRT_SENSE(2, scp->sense_buffer, sizeof(scp->sense_buffer)); /* * Note: The 'status_byte()' macro used by target drivers * defined in scsi.h shifts the status byte returned by * host drivers right by 1 bit. This is why target drivers * also use right shifted status byte definitions. For * instance target drivers use CHECK_CONDITION, defined to * 0x1, instead of the SCSI defined check condition value * of 0x2. Host drivers are supposed to return the status * byte as it is defined by SCSI. */ scp->result = DRIVER_BYTE(DRIVER_SENSE) | STATUS_BYTE(qdonep->d3.scsi_stat); } else { scp->result = STATUS_BYTE(qdonep->d3.scsi_stat); } break; default: /* QHSTA error occurred */ ASC_DBG1(1, "asc_isr_callback: host_stat %x\n", qdonep->d3.host_stat); scp->result = HOST_BYTE(DID_BAD_TARGET); break; } break; case QD_ABORTED_BY_HOST: ASC_DBG(1, "asc_isr_callback: QD_ABORTED_BY_HOST\n"); scp->result = HOST_BYTE(DID_ABORT) | MSG_BYTE(qdonep->d3.scsi_msg) | STATUS_BYTE(qdonep->d3.scsi_stat); break; default: ASC_DBG1(1, "asc_isr_callback: done_stat %x\n", qdonep->d3.done_stat); scp->result = HOST_BYTE(DID_ERROR) | MSG_BYTE(qdonep->d3.scsi_msg) | STATUS_BYTE(qdonep->d3.scsi_stat); break; } /* * If the 'init_tidmask' bit isn't already set for the target and the * current request finished normally, then set the bit for the target * to indicate that a device is present. */ if ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(scp->target)) == 0 && qdonep->d3.done_stat == QD_NO_ERROR && qdonep->d3.host_stat == QHSTA_NO_ERROR) { boardp->init_tidmask |= ADV_TID_TO_TIDMASK(scp->target); } /* * Because interrupts may be enabled by the 'Scsi_Cmnd' done * function, add the command to the end of the board's done queue. * The done function for the command will be called from * advansys_interrupt(). */ asc_enqueue(&boardp->done, scp, ASC_BACK); return; } /* * adv_isr_callback() - Second Level Interrupt Handler called by AdvISR(). * * Callback function for the Wide SCSI Adv Library. */ STATIC void adv_isr_callback(ADV_DVC_VAR *adv_dvc_varp, ADV_SCSI_REQ_Q *scsiqp) { asc_board_t *boardp; adv_req_t *reqp; Scsi_Cmnd *scp; struct Scsi_Host *shp; int underrun = ASC_FALSE; int i; ASC_ASSERT(interrupts_enabled() == ASC_FALSE); ASC_DBG2(1, "adv_isr_callback: adv_dvc_varp %x, scsiqp %x\n", (unsigned) adv_dvc_varp, (unsigned) scsiqp); ASC_DBG_PRT_ADV_SCSI_REQ_Q(2, scsiqp); /* * Get the adv_req_t structure for the command that has been * completed. The adv_req_t structure actually contains the * completed ADV_SCSI_REQ_Q structure. */ reqp = (adv_req_t *) scsiqp->srb_ptr; ASC_DBG1(1, "adv_isr_callback: reqp %x\n", (unsigned) reqp); if (reqp == NULL) { ASC_PRINT("adv_isr_callback: reqp is NULL\n"); return; } /* * Get the Scsi_Cmnd structure and Scsi_Host structure for the * command that has been completed. * * Note: The adv_req_t request structure and adv_sgblk_t structure, * if any, * dropped, because a board structure pointer can not be * determined. */ scp = reqp->cmndp; ASC_DBG1(1, "adv_isr_callback: scp %x\n", (unsigned) scp); if (scp == NULL) { ASC_PRINT("adv_isr_callback: scp is NULL; adv_req_t dropped.\n"); return; } ASC_DBG_PRT_CDB(2, scp->cmnd, scp->cmd_len); /* * If the request's host pointer is not valid, display a message * and return. */ shp = scp->host; for (i = 0; i < asc_board_count; i++) { if (asc_host[i] == shp) { break; } } /* * Note: If the host structure is not found, the adv_req_t request * structure and adv_sgblk_t structure, if any, is dropped. */ if (i == asc_board_count) { ASC_PRINT2("adv_isr_callback: scp %x has bad host pointer, host %x\n", (unsigned) scp, (unsigned) shp); return; } ASC_STATS(shp, callback); ASC_DBG1(1, "adv_isr_callback: shp %x\n", (unsigned) shp); /* * If the request isn't found on the active queue, it may have been * removed to handle a reset or abort request. Display a message and * return. * * Note: Because the structure may still be in use don't attempt * to free the adv_req_t and adv_sgblk_t, if any, structures. */ boardp = ASC_BOARDP(shp); ASC_ASSERT(adv_dvc_varp == &boardp->dvc_var.adv_dvc_var); if (asc_rmqueue(&boardp->active, scp) == ASC_FALSE) { ASC_PRINT2("adv_isr_callback: board %d: scp %x not on active queue\n", boardp->id, (unsigned) scp); return; } /* * Check for an underrun condition. */ if (scp->request_bufflen != 0 && scsiqp->data_cnt != 0) { ASC_DBG1(1, "adv_isr_callback: underrun condition %lu bytes\n", scsiqp->data_cnt); underrun = ASC_TRUE; } /* * 'done_status' contains the command's ending status. */ switch (scsiqp->done_status) { case QD_NO_ERROR: ASC_DBG(2, "adv_isr_callback: QD_NO_ERROR\n"); switch (scsiqp->host_status) { case QHSTA_NO_ERROR: scp->result = 0; break; default: /* QHSTA error occurred. */ ASC_DBG1(2, "adv_isr_callback: host_status %x\n", scsiqp->host_status); scp->result = HOST_BYTE(DID_ERROR); break; } /* * If there was an underrun without any other error, * set DID_ERROR to indicate the underrun error. * * Note: There is no way yet to indicate the number * of underrun bytes. */ if (scp->result == 0 && underrun == ASC_TRUE) { scp->result = HOST_BYTE(DID_UNDERRUN); } break; case QD_WITH_ERROR: ASC_DBG(2, "adv_isr_callback: QD_WITH_ERROR\n"); switch (scsiqp->host_status) { case QHSTA_NO_ERROR: if (scsiqp->scsi_status == SS_CHK_CONDITION) { ASC_DBG(2, "adv_isr_callback: SS_CHK_CONDITION\n"); ASC_DBG_PRT_SENSE(2, scp->sense_buffer, sizeof(scp->sense_buffer)); /* * Note: The 'status_byte()' macro used by target drivers * defined in scsi.h shifts the status byte returned by * host drivers right by 1 bit. This is why target drivers * also use right shifted status byte definitions. For * instance target drivers use CHECK_CONDITION, defined to * 0x1, instead of the SCSI defined check condition value * of 0x2. Host drivers are supposed to return the status * byte as it is defined by SCSI. */ scp->result = DRIVER_BYTE(DRIVER_SENSE) | STATUS_BYTE(scsiqp->scsi_status); } else { scp->result = STATUS_BYTE(scsiqp->scsi_status); } break; default: /* Some other QHSTA error occurred. */ ASC_DBG1(1, "adv_isr_callback: host_status %x\n", scsiqp->host_status); scp->result = HOST_BYTE(DID_BAD_TARGET); break; } break; case QD_ABORTED_BY_HOST: ASC_DBG(1, "adv_isr_callback: QD_ABORTED_BY_HOST\n"); scp->result = HOST_BYTE(DID_ABORT) | STATUS_BYTE(scsiqp->scsi_status); break; default: ASC_DBG1(1, "adv_isr_callback: done_status %x\n", scsiqp->done_status); scp->result = HOST_BYTE(DID_ERROR) | STATUS_BYTE(scsiqp->scsi_status); break; } /* * If the 'init_tidmask' bit isn't already set for the target and the * current request finished normally, then set the bit for the target * to indicate that a device is present. */ if ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(scp->target)) == 0 && scsiqp->done_status == QD_NO_ERROR && scsiqp->host_status == QHSTA_NO_ERROR) { boardp->init_tidmask |= ADV_TID_TO_TIDMASK(scp->target); } /* * Because interrupts may be enabled by the 'Scsi_Cmnd' done * function, add the command to the end of the board's done queue. * The done function for the command will be called from * advansys_interrupt(). */ asc_enqueue(&boardp->done, scp, ASC_BACK); /* * Free the adv_sgblk_t structure, if any, by adding it back * to the board free list. */ if (reqp->sgblkp != NULL) { reqp->sgblkp->next_sgblkp = boardp->adv_sgblkp; boardp->adv_sgblkp = reqp->sgblkp; } /* * Free the adv_req_t structure used with the command by adding * it back to the board free list. */ reqp->next_reqp = boardp->adv_reqp; boardp->adv_reqp = reqp; ASC_DBG(1, "adv_isr_callback: done\n"); return; } #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI /* * Search for an AdvanSys PCI device in the PCI configuration space. */ ASC_INITFUNC( STATIC int asc_srch_pci_dev(PCI_DEVICE *pciDevice) ) { int ret = PCI_DEVICE_NOT_FOUND; ASC_DBG(2, "asc_srch_pci_dev: begin\n"); if (pci_scan_method == -1) { pci_scan_method = asc_scan_method(); } pciDevice->type = pci_scan_method; ASC_DBG1(2, "asc_srch_pci_dev: type %d\n", pciDevice->type); ret = asc_pci_find_dev(pciDevice); ASC_DBG1(2, "asc_srch_pci_dev: asc_pci_find_dev() return %d\n", ret); if (ret == PCI_DEVICE_FOUND) { pciDevice->slotNumber = pciDevice->slotFound + 1; pciDevice->startSlot = pciDevice->slotFound + 1; } else { if (pciDevice->bridge > pciDevice->busNumber) { ASC_DBG2(2, "asc_srch_pci_dev: bridge %x, busNumber %x\n", pciDevice->bridge, pciDevice->busNumber); pciDevice->busNumber++; pciDevice->slotNumber = 0; pciDevice->startSlot = 0; pciDevice->endSlot = 0x0f; ret = asc_srch_pci_dev(pciDevice); ASC_DBG1(2, "asc_srch_pci_dev: recursive call return %d\n", ret); } } ASC_DBG1(2, "asc_srch_pci_dev: return %d\n", ret); return ret; } /* * Determine the access method to be used for 'pciDevice'. */ ASC_INITFUNC( STATIC uchar asc_scan_method(void) ) { ushort data; PCI_DATA pciData; uchar type; uchar slot; ASC_DBG(2, "asc_scan_method: begin\n"); memset(&pciData, 0, sizeof(pciData)); for (type = 1; type < 3; type++) { pciData.type = type; for (slot = 0; slot < PCI_MAX_SLOT; slot++) { pciData.slot = slot; data = asc_get_cfg_word(&pciData); if ((data != 0xFFFF) && (data != 0x0000)) { ASC_DBG2(4, "asc_scan_method: data %x, type %d\n", data, type); return (type); } } } ASC_DBG1(4, "asc_scan_method: type %d\n", type); return (type); } /* * Check for an AdvanSys PCI device in 'pciDevice'. * * Return PCI_DEVICE_FOUND if found, otherwise return PCI_DEVICE_NOT_FOUND. */ ASC_INITFUNC( STATIC int asc_pci_find_dev(PCI_DEVICE *pciDevice) ) { PCI_DATA pciData; ushort vendorid, deviceid; uchar classcode, subclass; uchar lslot; ASC_DBG(3, "asc_pci_find_dev: begin\n"); pciData.type = pciDevice->type; pciData.bus = pciDevice->busNumber; pciData.func = pciDevice->devFunc; lslot = pciDevice->startSlot; for (; lslot < pciDevice->endSlot; lslot++) { pciData.slot = lslot; pciData.offset = VENDORID_OFFSET; vendorid = asc_get_cfg_word(&pciData); ASC_DBG1(3, "asc_pci_find_dev: vendorid %x\n", vendorid); if (vendorid != 0xffff) { pciData.offset = DEVICEID_OFFSET; deviceid = asc_get_cfg_word(&pciData); ASC_DBG1(3, "asc_pci_find_dev: deviceid %x\n", deviceid); if ((vendorid == ASC_PCI_VENDORID) && ((deviceid == ASC_PCI_DEVICE_ID_1100) || (deviceid == ASC_PCI_DEVICE_ID_1200) || (deviceid == ASC_PCI_DEVICE_ID_1300) || (deviceid == ASC_PCI_DEVICE_ID_2300))) { pciDevice->slotFound = lslot; ASC_DBG(3, "asc_pci_find_dev: PCI_DEVICE_FOUND\n"); return PCI_DEVICE_FOUND; } else { pciData.offset = SUBCLASS_OFFSET; subclass = asc_get_cfg_byte(&pciData); pciData.offset = CLASSCODE_OFFSET; classcode = asc_get_cfg_byte(&pciData); if ((classcode & PCI_BASE_CLASS_BRIDGE_DEVICE) && (subclass & PCI_SUB_CLASS_PCI_TO_PCI_BRIDGE_CONTROLLER)) { pciDevice->bridge++; } ASC_DBG2(3, "asc_pci_find_dev: subclass %x, classcode %x\n", subclass, classcode); } } } return PCI_DEVICE_NOT_FOUND; } /* * Read PCI configuration data into 'pciConfig'. */ ASC_INITFUNC( STATIC void asc_get_pci_cfg(PCI_DEVICE *pciDevice, PCI_CONFIG_SPACE *pciConfig) ) { PCI_DATA pciData; uchar counter; uchar *localConfig; ASC_DBG1(4, "asc_get_pci_cfg: slotFound %d\n ", pciDevice->slotFound); pciData.type = pciDevice->type; pciData.bus = pciDevice->busNumber; pciData.slot = pciDevice->slotFound; pciData.func = pciDevice->devFunc; localConfig = (uchar *) pciConfig; for (counter = 0; counter < sizeof(PCI_CONFIG_SPACE); counter++) { pciData.offset = counter; *localConfig = asc_get_cfg_byte(&pciData); ASC_DBG1(4, "asc_get_pci_cfg: byte %x\n", *localConfig); localConfig++; } ASC_DBG1(4, "asc_get_pci_cfg: counter %d\n", counter); } /* * Read a word (16 bits) from the PCI configuration space. * * The configuration mechanism is checked for the correct access method. */ ASC_INITFUNC( STATIC ushort asc_get_cfg_word(PCI_DATA *pciData) ) { ushort tmp; ulong address; ulong lbus = pciData->bus; ulong lslot = pciData->slot; ulong lfunc = pciData->func; uchar t2CFA, t2CF8; ulong t1CF8, t1CFC; ASC_DBG4(4, "asc_get_cfg_word: type %d, bus %lu, slot %lu, func %lu\n", pciData->type, lbus, lslot, lfunc); /* * Check type of configuration mechanism. */ if (pciData->type == 2) { /* * Save registers to be restored later. */ t2CFA = inp(0xCFA); /* save PCI bus register */ t2CF8 = inp(0xCF8); /* save config space enable register */ /* * Write the bus and enable registers. */ /* set for type 1 cycle, if needed */ outp(0xCFA, pciData->bus); /* set the function number */ outp(0xCF8, 0x10 | (pciData->func << 1)) ; /* * Read the configuration space type 2 locations. */ tmp = (ushort) inpw(0xC000 | ((pciData->slot << 8) + pciData->offset)); outp(0xCFA, t2CFA); /* save PCI bus register */ outp(0xCF8, t2CF8); /* save config space enable register */ } else { /* * Type 1 or 3 configuration mechanism. * * Save the CONFIG_ADDRESS and CONFIG_DATA register values. */ t1CF8 = inpl(0xCF8); t1CFC = inpl(0xCFC); /* * enable <31>, bus = <23:16>, slot = <15:11>, * func = <10:8>, reg = <7:2> */ address = (ulong) ((lbus << 16) | (lslot << 11) | (lfunc << 8) | (pciData->offset & 0xFC) | 0x80000000L); /* * Write out the address to CONFIG_ADDRESS. */ outpl(0xCF8, address); /* * Read in word from CONFIG_DATA. */ tmp = (ushort) ((inpl(0xCFC) >> ((pciData->offset & 2) * 8)) & 0xFFFF); /* * Restore registers. */ outpl(0xCF8, t1CF8); outpl(0xCFC, t1CFC); } ASC_DBG1(4, "asc_get_cfg_word: config data: %x\n", tmp); return tmp; } /* * Reads a byte from the PCI configuration space. * * The configuration mechanism is checked for the correct access method. */ ASC_INITFUNC( STATIC uchar asc_get_cfg_byte(PCI_DATA *pciData) ) { uchar tmp; ulong address; ulong lbus = pciData->bus, lslot = pciData->slot, lfunc = pciData->func; uchar t2CFA, t2CF8; ulong t1CF8, t1CFC; ASC_DBG1(4, "asc_get_cfg_byte: type: %d\n", pciData->type); /* * Check type of configuration mechanism. */ if (pciData->type == 2) { /* * Save registers to be restored later. */ t2CFA = inp(0xCFA); /* save PCI bus register */ t2CF8 = inp(0xCF8); /* save config space enable register */ /* * Write the bus and enable registers. */ /* set for type 1 cycle, if needed */ outp(0xCFA, pciData->bus); /* set the function number */ outp(0xCF8, 0x10 | (pciData->func << 1)); /* * Read configuration space type 2 locations. */ tmp = inp(0xC000 | ((pciData->slot << 8) + pciData->offset)); /* * Restore registers. */ outp(0xCF8, t2CF8); /* restore the enable register */ outp(0xCFA, t2CFA); /* restore PCI bus register */ } else { /* * Type 1 or 3 configuration mechanism. * * Save CONFIG_ADDRESS and CONFIG_DATA register values. */ t1CF8 = inpl(0xCF8); t1CFC = inpl(0xCFC); /* * enable <31>, bus = <23:16>, slot = <15:11>, func = <10:8>, * reg = <7:2> */ address = (ulong) ((lbus << 16) | (lslot << 11) | (lfunc << 8) | (pciData->offset & 0xFC) | 0x80000000L); /* * Write out address to CONFIG_ADDRESS. */ outpl(0xCF8, address); /* * Read in word from CONFIG_DATA. */ tmp = (uchar) ((inpl(0xCFC) >> ((pciData->offset & 3) * 8)) & 0xFF); /* * Restore registers. */ outpl(0xCF8, t1CF8); outpl(0xCFC, t1CFC); } ASC_DBG1(4, "asc_get_cfg_byte: config data: %x\n", tmp); return tmp; } /* * Write a byte to the PCI configuration space. */ ASC_INITFUNC( STATIC void asc_put_cfg_byte(PCI_DATA *pciData, uchar byte_data) ) { ulong tmpl; ulong address; ulong lbus = pciData->bus, lslot = pciData->slot, lfunc = pciData->func; uchar t2CFA, t2CF8; ulong t1CF8, t1CFC; ASC_DBG2(4, "asc_put_cfg_byte: type: %d, byte_data %x\n", pciData->type, byte_data); /* * Check type of configuration mechanism. */ if (pciData->type == 2) { /* * Save registers to be restored later. */ t2CFA = inp(0xCFA); /* save PCI bus register */ t2CF8 = inp(0xCF8); /* save config space enable register */ /* * Write bus and enable registers. */ outp(0xCFA, pciData->bus); /* * Set the function number. */ outp(0xCF8, 0x10 | (pciData->func << 1)); /* * Write the configuration space type 2 locations. */ outp(0xC000 | ((pciData->slot << 8) + pciData->offset), byte_data); /* * Restore registers. */ outp(0xCF8, t2CF8); /* restore the enable register */ outp(0xCFA, t2CFA); /* restore PCI bus register */ } else { /* * Type 1 or 3 configuration mechanism. * * Save the CONFIG_ADDRESS and CONFIG_DATA register values. */ t1CF8 = inpl(0xCF8); t1CFC = inpl(0xCFC); /* * enable <31>, bus = <23:16>, slot = <15:11>, func = <10:8>, * reg = <7:2> */ address = (ulong) ((lbus << 16) | (lslot << 11) | (lfunc << 8) | (pciData->offset & 0xFC) | 0x80000000L); /* * Write out address to CONFIG_ADDRESS. */ outpl(0xCF8, address); /* * Write double word to CONFIG_DATA preserving the bytes * in the double not written. */ tmpl = inpl(0xCFC) & ~(0xFF << ((pciData->offset & 3) * 8)); outpl(0xCFC, tmpl | (byte_data << ((pciData->offset & 3) * 8))); /* * Restore registers. */ outpl(0xCF8, t1CF8); outpl(0xCFC, t1CFC); } ASC_DBG(4, "asc_put_cfg_byte: end\n"); } #endif /* ASC_CONFIG_PCI */ #endif /* version < v2.1.93 */ /* * Add a 'REQP' to the end of specified queue. Set 'tidmask' * to indicate a command is queued for the device. * * 'flag' may be either ASC_FRONT or ASC_BACK. * * 'REQPNEXT(reqp)' returns reqp's next pointer. */ STATIC void asc_enqueue(asc_queue_t *ascq, REQP reqp, int flag) { int tid; ASC_DBG3(3, "asc_enqueue: ascq %x, reqp %x, flag %d\n", (unsigned) ascq, (unsigned) reqp, flag); ASC_ASSERT(interrupts_enabled() == ASC_FALSE); ASC_ASSERT(reqp != NULL); ASC_ASSERT(flag == ASC_FRONT || flag == ASC_BACK); tid = REQPTID(reqp); ASC_ASSERT(tid >= 0 && tid <= ADV_MAX_TID); if (flag == ASC_FRONT) { REQPNEXT(reqp) = ascq->q_first[tid]; ascq->q_first[tid] = reqp; /* If the queue was empty, set the last pointer. */ if (ascq->q_last[tid] == NULL) { ascq->q_last[tid] = reqp; } } else { /* ASC_BACK */ if (ascq->q_last[tid] != NULL) { REQPNEXT(ascq->q_last[tid]) = reqp; } ascq->q_last[tid] = reqp; REQPNEXT(reqp) = NULL; /* If the queue was empty, set the first pointer. */ if (ascq->q_first[tid] == NULL) { ascq->q_first[tid] = reqp; } } /* The queue has at least one entry, set its bit. */ ascq->q_tidmask |= ADV_TID_TO_TIDMASK(tid); #ifdef ADVANSYS_STATS /* Maintain request queue statistics. */ ascq->q_tot_cnt[tid]++; ascq->q_cur_cnt[tid]++; if (ascq->q_cur_cnt[tid] > ascq->q_max_cnt[tid]) { ascq->q_max_cnt[tid] = ascq->q_cur_cnt[tid]; ASC_DBG2(2, "asc_enqueue: new q_max_cnt[%d] %d\n", tid, ascq->q_max_cnt[tid]); } REQPTIME(reqp) = REQTIMESTAMP(); #endif /* ADVANSYS_STATS */ ASC_DBG1(3, "asc_enqueue: reqp %x\n", (unsigned) reqp); return; } /* * Return first queued 'REQP' on the specified queue for * the specified target device. Clear the 'tidmask' bit for * the device if no more commands are left queued for it. * * 'REQPNEXT(reqp)' returns reqp's next pointer. */ STATIC REQP asc_dequeue(asc_queue_t *ascq, int tid) { REQP reqp; ASC_DBG2(3, "asc_dequeue: ascq %x, tid %d\n", (unsigned) ascq, tid); ASC_ASSERT(interrupts_enabled() == ASC_FALSE); ASC_ASSERT(tid >= 0 && tid <= ADV_MAX_TID); if ((reqp = ascq->q_first[tid]) != NULL) { ASC_ASSERT(ascq->q_tidmask & ADV_TID_TO_TIDMASK(tid)); ascq->q_first[tid] = REQPNEXT(reqp); /* If the queue is empty, clear its bit and the last pointer. */ if (ascq->q_first[tid] == NULL) { ascq->q_tidmask &= ~ADV_TID_TO_TIDMASK(tid); ASC_ASSERT(ascq->q_last[tid] == reqp); ascq->q_last[tid] = NULL; } #ifdef ADVANSYS_STATS /* Maintain request queue statistics. */ ascq->q_cur_cnt[tid]--; ASC_ASSERT(ascq->q_cur_cnt[tid] >= 0); REQTIMESTAT("asc_dequeue", ascq, reqp, tid); #endif /* ADVANSYS_STATS */ } ASC_DBG1(3, "asc_dequeue: reqp %x\n", (unsigned) reqp); return reqp; } /* * Return a pointer to a singly linked list of all the requests queued * for 'tid' on the 'asc_queue_t' pointed to by 'ascq'. * * If 'lastpp' is not NULL, '*lastpp' will be set to point to the * the last request returned in the singly linked list. * * 'tid' should either be a valid target id or if it is ASC_TID_ALL, * then all queued requests are concatenated into one list and * returned. * * Note: If 'lastpp' is used to append a new list to the end of * an old list, only change the old list last pointer if '*lastpp' * (or the function return value) is not NULL, i.e. use a temporary * variable for 'lastpp' and check its value after the function return * before assigning it to the list last pointer. * * Unfortunately collecting queuing time statistics adds overhead to * the function that isn't inherent to the function's algorithm. */ STATIC REQP asc_dequeue_list(asc_queue_t *ascq, REQP *lastpp, int tid) { REQP firstp, lastp; int i; ASC_DBG2(3, "asc_dequeue_list: ascq %x, tid %d\n", (unsigned) ascq, tid); ASC_ASSERT(interrupts_enabled() == ASC_FALSE); ASC_ASSERT((tid == ASC_TID_ALL) || (tid >= 0 && tid <= ADV_MAX_TID)); /* * If 'tid' is not ASC_TID_ALL, return requests only for * the specified 'tid'. If 'tid' is ASC_TID_ALL, return all * requests for all tids. */ if (tid != ASC_TID_ALL) { /* Return all requests for the specified 'tid'. */ if ((ascq->q_tidmask & ADV_TID_TO_TIDMASK(tid)) == 0) { /* List is empty; Set first and last return pointers to NULL. */ firstp = lastp = NULL; } else { firstp = ascq->q_first[tid]; lastp = ascq->q_last[tid]; ascq->q_first[tid] = ascq->q_last[tid] = NULL; ascq->q_tidmask &= ~ADV_TID_TO_TIDMASK(tid); #ifdef ADVANSYS_STATS { REQP reqp; ascq->q_cur_cnt[tid] = 0; for (reqp = firstp; reqp; reqp = REQPNEXT(reqp)) { REQTIMESTAT("asc_dequeue_list", ascq, reqp, tid); } } #endif /* ADVANSYS_STATS */ } } else { /* Return all requests for all tids. */ firstp = lastp = NULL; for (i = 0; i <= ADV_MAX_TID; i++) { if (ascq->q_tidmask & ADV_TID_TO_TIDMASK(i)) { if (firstp == NULL) { firstp = ascq->q_first[i]; lastp = ascq->q_last[i]; } else { ASC_ASSERT(lastp != NULL); REQPNEXT(lastp) = ascq->q_first[i]; lastp = ascq->q_last[i]; } ascq->q_first[i] = ascq->q_last[i] = NULL; ascq->q_tidmask &= ~ADV_TID_TO_TIDMASK(i); #ifdef ADVANSYS_STATS ascq->q_cur_cnt[i] = 0; #endif /* ADVANSYS_STATS */ } } #ifdef ADVANSYS_STATS { REQP reqp; for (reqp = firstp; reqp; reqp = REQPNEXT(reqp)) { REQTIMESTAT("asc_dequeue_list", ascq, reqp, reqp->target); } } #endif /* ADVANSYS_STATS */ } if (lastpp) { *lastpp = lastp; } ASC_DBG1(3, "asc_dequeue_list: firstp %x\n", (unsigned) firstp); return firstp; } /* * Remove the specified 'REQP' from the specified queue for * the specified target device. Clear the 'tidmask' bit for the * device if no more commands are left queued for it. * * 'REQPNEXT(reqp)' returns reqp's the next pointer. * * Return ASC_TRUE if the command was found and removed, * otherwise return ASC_FALSE. */ STATIC int asc_rmqueue(asc_queue_t *ascq, REQP reqp) { REQP currp, prevp; int tid; int ret = ASC_FALSE; ASC_DBG2(3, "asc_rmqueue: ascq %x, reqp %x\n", (unsigned) ascq, (unsigned) reqp); ASC_ASSERT(interrupts_enabled() == ASC_FALSE); ASC_ASSERT(reqp != NULL); tid = REQPTID(reqp); ASC_ASSERT(tid >= 0 && tid <= ADV_MAX_TID); /* * Handle the common case of 'reqp' being the first * entry on the queue. */ if (reqp == ascq->q_first[tid]) { ret = ASC_TRUE; ascq->q_first[tid] = REQPNEXT(reqp); /* If the queue is now empty, clear its bit and the last pointer. */ if (ascq->q_first[tid] == NULL) { ascq->q_tidmask &= ~ADV_TID_TO_TIDMASK(tid); ASC_ASSERT(ascq->q_last[tid] == reqp); ascq->q_last[tid] = NULL; } } else if (ascq->q_first[tid] != NULL) { ASC_ASSERT(ascq->q_last[tid] != NULL); /* * Because the case of 'reqp' being the first entry has been * handled above and it is known the queue is not empty, if * 'reqp' is found on the queue it is guaranteed the queue will * not become empty and that 'q_first[tid]' will not be changed. * * Set 'prevp' to the first entry, 'currp' to the second entry, * and search for 'reqp'. */ for (prevp = ascq->q_first[tid], currp = REQPNEXT(prevp); currp; prevp = currp, currp = REQPNEXT(currp)) { if (currp == reqp) { ret = ASC_TRUE; REQPNEXT(prevp) = REQPNEXT(currp); REQPNEXT(reqp) = NULL; if (ascq->q_last[tid] == reqp) { ascq->q_last[tid] = prevp; } break; } } } #ifdef ADVANSYS_STATS /* Maintain request queue statistics. */ if (ret == ASC_TRUE) { ascq->q_cur_cnt[tid]--; REQTIMESTAT("asc_rmqueue", ascq, reqp, tid); } ASC_ASSERT(ascq->q_cur_cnt[tid] >= 0); #endif /* ADVANSYS_STATS */ ASC_DBG2(3, "asc_rmqueue: reqp %x, ret %d\n", (unsigned) reqp, ret); return ret; } /* * If the specified 'REQP' is queued on the specified queue for * the specified target device, return ASC_TRUE. */ STATIC int asc_isqueued(asc_queue_t *ascq, REQP reqp) { REQP treqp; int tid; int ret = ASC_FALSE; ASC_DBG2(3, "asc_isqueued: ascq %x, reqp %x\n", (unsigned) ascq, (unsigned) reqp); ASC_ASSERT(interrupts_enabled() == ASC_FALSE); ASC_ASSERT(reqp != NULL); tid = REQPTID(reqp); ASC_ASSERT(tid >= 0 && tid <= ADV_MAX_TID); for (treqp = ascq->q_first[tid]; treqp; treqp = REQPNEXT(treqp)) { ASC_ASSERT(ascq->q_tidmask & ADV_TID_TO_TIDMASK(tid)); if (treqp == reqp) { ret = ASC_TRUE; break; } } ASC_DBG1(3, "asc_isqueued: ret %x\n", ret); return ret; } /* * Execute as many queued requests as possible for the specified queue. * * Calls asc_execute_scsi_cmnd() to execute a REQP/Scsi_Cmnd. */ STATIC void asc_execute_queue(asc_queue_t *ascq) { ADV_SCSI_BIT_ID_TYPE scan_tidmask; REQP reqp; int i; ASC_DBG1(1, "asc_execute_queue: ascq %x\n", (unsigned) ascq); ASC_ASSERT(interrupts_enabled() == ASC_FALSE); /* * Execute queued commands for devices attached to * the current board in round-robin fashion. */ scan_tidmask = ascq->q_tidmask; do { for (i = 0; i <= ADV_MAX_TID; i++) { if (scan_tidmask & ADV_TID_TO_TIDMASK(i)) { if ((reqp = asc_dequeue(ascq, i)) == NULL) { scan_tidmask &= ~ADV_TID_TO_TIDMASK(i); } else if (asc_execute_scsi_cmnd((Scsi_Cmnd *) reqp) == ASC_BUSY) { scan_tidmask &= ~ADV_TID_TO_TIDMASK(i); /* Put the request back at front of the list. */ asc_enqueue(ascq, reqp, ASC_FRONT); } } } } while (scan_tidmask); return; } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,0) /* * asc_prt_board_devices() * * Print driver information for devices attached to the board. * * Note: no single line should be greater than ASC_PRTLINE_SIZE, * cf. asc_prt_line(). * * Return the number of characters copied into 'cp'. No more than * 'cplen' characters will be copied to 'cp'. */ STATIC int asc_prt_board_devices(struct Scsi_Host *shp, char *cp, int cplen) { asc_board_t *boardp; int leftlen; int totlen; int len; int chip_scsi_id; int i; boardp = ASC_BOARDP(shp); leftlen = cplen; totlen = len = 0; len = asc_prt_line(cp, leftlen, "\nDevice Information for AdvanSys SCSI Host %d:\n", shp->host_no); ASC_PRT_NEXT(); if (ASC_NARROW_BOARD(boardp)) { chip_scsi_id = boardp->dvc_cfg.asc_dvc_cfg.chip_scsi_id; } else { chip_scsi_id = boardp->dvc_var.adv_dvc_var.chip_scsi_id; } len = asc_prt_line(cp, leftlen, "Target IDs Detected:"); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { if (boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) { len = asc_prt_line(cp, leftlen, " %X,", i); ASC_PRT_NEXT(); } } len = asc_prt_line(cp, leftlen, " (%X=Host Adapter)\n", chip_scsi_id); ASC_PRT_NEXT(); return totlen; } /* * Display Wide Board BIOS Information. */ STATIC int asc_prt_adv_bios(struct Scsi_Host *shp, char *cp, int cplen) { asc_board_t *boardp; int leftlen; int totlen; int len; int upgrade = ASC_FALSE; ushort major, minor, letter; boardp = ASC_BOARDP(shp); leftlen = cplen; totlen = len = 0; len = asc_prt_line(cp, leftlen, "\nROM BIOS Version: "); ASC_PRT_NEXT(); /* * If the BIOS saved a valid signature, then fill in * the BIOS code segment base address. */ if (boardp->bios_signature != 0x55AA) { len = asc_prt_line(cp, leftlen, "Pre-3.1\n"); ASC_PRT_NEXT(); upgrade = ASC_TRUE; } else { major = (boardp->bios_version >> 12) & 0xF; minor = (boardp->bios_version >> 8) & 0xF; letter = (boardp->bios_version & 0xFF); len = asc_prt_line(cp, leftlen, "%d.%d%c\n", major, minor, letter >= 26 ? '?' : letter + 'A'); ASC_PRT_NEXT(); /* Current available ROM BIOS release is 3.1C. */ if (major < 3 || (major <= 3 && minor < 1) || (major <= 3 && minor <= 1 && letter < ('C'- 'A'))) { upgrade = ASC_TRUE; } } if (upgrade == ASC_TRUE) { len = asc_prt_line(cp, leftlen, "Newer version of ROM BIOS available: ftp://ftp.advansys.com/pub\n"); ASC_PRT_NEXT(); } return totlen; } /* * Add serial number to information bar if signature AAh * is found in at bit 15-9 (7 bits) of word 1. * * Serial Number consists fo 12 alpha-numeric digits. * * 1 - Product type (A,B,C,D..) Word0: 15-13 (3 bits) * 2 - MFG Location (A,B,C,D..) Word0: 12-10 (3 bits) * 3-4 - Product ID (0-99) Word0: 9-0 (10 bits) * 5 - Product revision (A-J) Word0: " " * * Signature Word1: 15-9 (7 bits) * 6 - Year (0-9) Word1: 8-6 (3 bits) & Word2: 15 (1 bit) * 7-8 - Week of the year (1-52) Word1: 5-0 (6 bits) * * 9-12 - Serial Number (A001-Z999) Word2: 14-0 (15 bits) * * Note 1: Only production cards will have a serial number. * * Note 2: Signature is most significant 7 bits (0xFE). * * Returns ASC_TRUE if serial number found, otherwise returns ASC_FALSE. */ STATIC int asc_get_eeprom_string(ushort *serialnum, uchar *cp) { ushort w, num; if ((serialnum[1] & 0xFE00) != ((ushort) 0xAA << 8)) { return ASC_FALSE; } else { /* * First word - 6 digits. */ w = serialnum[0]; /* Product type - 1st digit. */ if ((*cp = 'A' + ((w & 0xE000) >> 13)) == 'H') { /* Product type is P=Prototype */ *cp += 0x8; } cp++; /* Manufacturing location - 2nd digit. */ *cp++ = 'A' + ((w & 0x1C00) >> 10); /* Product ID - 3rd, 4th digits. */ num = w & 0x3FF; *cp++ = '0' + (num / 100); num %= 100; *cp++ = '0' + (num / 10); /* Product revision - 5th digit. */ *cp++ = 'A' + (num % 10); /* * Second word */ w = serialnum[1]; /* * Year - 6th digit. * * If bit 15 of third word is set, then the * last digit of the year is greater than 7. */ if (serialnum[2] & 0x8000) { *cp++ = '8' + ((w & 0x1C0) >> 6); } else { *cp++ = '0' + ((w & 0x1C0) >> 6); } /* Week of year - 7th, 8th digits. */ num = w & 0x003F; *cp++ = '0' + num / 10; num %= 10; *cp++ = '0' + num; /* * Third word */ w = serialnum[2] & 0x7FFF; /* Serial number - 9th digit. */ *cp++ = 'A' + (w / 1000); /* 10th, 11th, 12th digits. */ num = w % 1000; *cp++ = '0' + num / 100; num %= 100; *cp++ = '0' + num / 10; num %= 10; *cp++ = '0' + num; *cp = '\0'; /* Null Terminate the string. */ return ASC_TRUE; } } /* * asc_prt_asc_board_eeprom() * * Print board EEPROM configuration. * * Note: no single line should be greater than ASC_PRTLINE_SIZE, * cf. asc_prt_line(). * * Return the number of characters copied into 'cp'. No more than * 'cplen' characters will be copied to 'cp'. */ STATIC int asc_prt_asc_board_eeprom(struct Scsi_Host *shp, char *cp, int cplen) { asc_board_t *boardp; ASC_DVC_VAR *asc_dvc_varp; int leftlen; int totlen; int len; ASCEEP_CONFIG *ep; int i; int isa_dma_speed[] = { 10, 8, 7, 6, 5, 4, 3, 2 }; uchar serialstr[13]; boardp = ASC_BOARDP(shp); asc_dvc_varp = &boardp->dvc_var.asc_dvc_var; ep = &boardp->eep_config.asc_eep; leftlen = cplen; totlen = len = 0; len = asc_prt_line(cp, leftlen, "\nEEPROM Settings for AdvanSys SCSI Host %d:\n", shp->host_no); ASC_PRT_NEXT(); if (asc_get_eeprom_string((ushort *) &ep->adapter_info[0], serialstr) == ASC_TRUE) { len = asc_prt_line(cp, leftlen, " Serial Number: %s\n", serialstr); ASC_PRT_NEXT(); } else { if (ep->adapter_info[5] == 0xBB) { len = asc_prt_line(cp, leftlen, " Default Settings Used for EEPROM-less Adapter.\n"); ASC_PRT_NEXT(); } else { len = asc_prt_line(cp, leftlen, " Serial Number Signature Not Present.\n"); ASC_PRT_NEXT(); } } len = asc_prt_line(cp, leftlen, " Host SCSI ID: %u, Host Queue Size: %u, Device Queue Size: %u\n", ep->chip_scsi_id, ep->max_total_qng, ep->max_tag_qng); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " cntl %x, no_scam %x\n", ep->cntl, ep->no_scam); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Target ID: "); ASC_PRT_NEXT(); for (i = 0; i <= ASC_MAX_TID; i++) { len = asc_prt_line(cp, leftlen, " %d", i); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Disconnects: "); ASC_PRT_NEXT(); for (i = 0; i <= ASC_MAX_TID; i++) { len = asc_prt_line(cp, leftlen, " %c", (ep->disc_enable & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Command Queuing: "); ASC_PRT_NEXT(); for (i = 0; i <= ASC_MAX_TID; i++) { len = asc_prt_line(cp, leftlen, " %c", (ep->use_cmd_qng & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Start Motor: "); ASC_PRT_NEXT(); for (i = 0; i <= ASC_MAX_TID; i++) { len = asc_prt_line(cp, leftlen, " %c", (ep->start_motor & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Synchronous Transfer:"); ASC_PRT_NEXT(); for (i = 0; i <= ASC_MAX_TID; i++) { len = asc_prt_line(cp, leftlen, " %c", (ep->init_sdtr & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); if (asc_dvc_varp->bus_type & ASC_IS_ISA) { len = asc_prt_line(cp, leftlen, " Host ISA DMA speed: %d MB/S\n", isa_dma_speed[ep->isa_dma_speed]); ASC_PRT_NEXT(); } return totlen; } /* * asc_prt_adv_board_eeprom() * * Print board EEPROM configuration. * * Note: no single line should be greater than ASC_PRTLINE_SIZE, * cf. asc_prt_line(). * * Return the number of characters copied into 'cp'. No more than * 'cplen' characters will be copied to 'cp'. */ STATIC int asc_prt_adv_board_eeprom(struct Scsi_Host *shp, char *cp, int cplen) { asc_board_t *boardp; ADV_DVC_VAR *adv_dvc_varp; int leftlen; int totlen; int len; int i; char *termstr; uchar serialstr[13]; ADVEEP_CONFIG *ep; boardp = ASC_BOARDP(shp); adv_dvc_varp = &boardp->dvc_var.adv_dvc_var; ep = &boardp->eep_config.adv_eep; leftlen = cplen; totlen = len = 0; len = asc_prt_line(cp, leftlen, "\nEEPROM Settings for AdvanSys SCSI Host %d:\n", shp->host_no); ASC_PRT_NEXT(); if (asc_get_eeprom_string(&ep->serial_number_word1, serialstr) == ASC_TRUE) { len = asc_prt_line(cp, leftlen, " Serial Number: %s\n", serialstr); ASC_PRT_NEXT(); } else { len = asc_prt_line(cp, leftlen, " Serial Number Signature Not Present.\n"); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, " Host SCSI ID: %u, Host Queue Size: %u, Device Queue Size: %u\n", ep->adapter_scsi_id, ep->max_host_qng, ep->max_dvc_qng); ASC_PRT_NEXT(); switch (ep->termination) { case 1: termstr = "Low Off/High Off"; break; case 2: termstr = "Low Off/High On"; break; case 3: termstr = "Low On/High On"; break; default: case 0: termstr = "Automatic"; break; } len = asc_prt_line(cp, leftlen, " termination: %u (%s), bios_ctrl: %x\n", ep->termination, termstr, ep->bios_ctrl); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Target ID: "); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { len = asc_prt_line(cp, leftlen, " %X", i); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Disconnects: "); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { len = asc_prt_line(cp, leftlen, " %c", (ep->disc_enable & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Command Queuing: "); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { len = asc_prt_line(cp, leftlen, " %c", (ep->tagqng_able & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Start Motor: "); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { len = asc_prt_line(cp, leftlen, " %c", (ep->start_motor & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Synchronous Transfer:"); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { len = asc_prt_line(cp, leftlen, " %c", (ep->sdtr_able & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Ultra Transfer: "); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { len = asc_prt_line(cp, leftlen, " %c", (ep->ultra_able & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Wide Transfer: "); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { len = asc_prt_line(cp, leftlen, " %c", (ep->wdtr_able & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); return totlen; } /* * asc_prt_driver_conf() * * Note: no single line should be greater than ASC_PRTLINE_SIZE, * cf. asc_prt_line(). * * Return the number of characters copied into 'cp'. No more than * 'cplen' characters will be copied to 'cp'. */ STATIC int asc_prt_driver_conf(struct Scsi_Host *shp, char *cp, int cplen) { asc_board_t *boardp; int leftlen; int totlen; int len; int chip_scsi_id; #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) int i; #endif /* version >= v1.3.89 */ boardp = ASC_BOARDP(shp); leftlen = cplen; totlen = len = 0; len = asc_prt_line(cp, leftlen, "\nLinux Driver Configuration and Information for AdvanSys SCSI Host %d:\n", shp->host_no); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,89) " host_busy %u, last_reset %u, max_id %u, max_lun %u\n", shp->host_busy, shp->last_reset, shp->max_id, shp->max_lun); #else /* version >= v1.3.89 */ " host_busy %u, last_reset %u, max_id %u, max_lun %u, max_channel %u\n", shp->host_busy, shp->last_reset, shp->max_id, shp->max_lun, shp->max_channel); #endif /* version >= v1.3.89 */ ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,57) " can_queue %d, this_id %d, sg_tablesize %u, cmd_per_lun %u\n", shp->can_queue, shp->this_id, shp->sg_tablesize, shp->cmd_per_lun); #else /* version >= v1.3.57 */ " unique_id %d, can_queue %d, this_id %d, sg_tablesize %u, cmd_per_lun %u\n", shp->unique_id, shp->can_queue, shp->this_id, shp->sg_tablesize, shp->cmd_per_lun); #endif /* version >= v1.3.57 */ ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,57) " unchecked_isa_dma %d, loaded_as_module %d\n", shp->unchecked_isa_dma, shp->loaded_as_module); #else /* version >= v1.3.57 */ " unchecked_isa_dma %d, use_clustering %d, loaded_as_module %d\n", shp->unchecked_isa_dma, shp->use_clustering, shp->loaded_as_module); #endif /* version >= v1.3.57 */ ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " flags %x, last_reset %x, jiffies %x\n", boardp->flags, boardp->last_reset, jiffies); ASC_PRT_NEXT(); if (ASC_NARROW_BOARD(boardp)) { chip_scsi_id = boardp->dvc_cfg.asc_dvc_cfg.chip_scsi_id; } else { chip_scsi_id = boardp->dvc_var.adv_dvc_var.chip_scsi_id; } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) if (boardp->flags & ASC_SELECT_QUEUE_DEPTHS) { len = asc_prt_line(cp, leftlen, " queue_depth:"); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { if ((chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } if (boardp->device[i] == NULL) { continue; } len = asc_prt_line(cp, leftlen, " %X:%d", i, boardp->device[i]->queue_depth); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); } #endif /* version >= v1.3.89 */ #if ASC_QUEUE_FLOW_CONTROL if (ASC_NARROW_BOARD(boardp)) { len = asc_prt_line(cp, leftlen, " queue_curr_depth:"); ASC_PRT_NEXT(); /* Use ASC_MAX_TID for Narrow Board. */ for (i = 0; i <= ASC_MAX_TID; i++) { if ((boardp->asc_dvc_cfg.chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } if (boardp->device[i] == NULL) { continue; } len = asc_prt_line(cp, leftlen, " %d:%d", i, boardp->device[i]->queue_curr_depth); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " queue_count:"); ASC_PRT_NEXT(); /* Use ASC_MAX_TID for Narrow Board. */ for (i = 0; i <= ASC_MAX_TID; i++) { if ((boardp->asc_dvc_cfg.chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } if (boardp->device[i] == NULL) { continue; } len = asc_prt_line(cp, leftlen, " %d:%d", i, boardp->device[i]->queue_count); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); } #endif /* ASC_QUEUE_FLOW_CONTROL */ return totlen; } /* * asc_prt_asc_board_info() * * Print dynamic board configuration information. * * Note: no single line should be greater than ASC_PRTLINE_SIZE, * cf. asc_prt_line(). * * Return the number of characters copied into 'cp'. No more than * 'cplen' characters will be copied to 'cp'. */ STATIC int asc_prt_asc_board_info(struct Scsi_Host *shp, char *cp, int cplen) { asc_board_t *boardp; int leftlen; int totlen; int len; ASC_DVC_VAR *v; ASC_DVC_CFG *c; int i; boardp = ASC_BOARDP(shp); v = &boardp->dvc_var.asc_dvc_var; c = &boardp->dvc_cfg.asc_dvc_cfg; leftlen = cplen; totlen = len = 0; len = asc_prt_line(cp, leftlen, "\nAsc Library Configuration and Statistics for AdvanSys SCSI Host %d:\n", shp->host_no); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " chip_version %u, lib_version %x, lib_serial_no %u, mcode_date %x\n", c->chip_version, c->lib_version, c->lib_serial_no, c->mcode_date); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " mcode_version %x, err_code %u\n", c->mcode_version, v->err_code); ASC_PRT_NEXT(); /* Current number of commands waiting for the host. */ len = asc_prt_line(cp, leftlen, " Total Command Pending: %d\n", v->cur_total_qng); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Command Queuing:"); ASC_PRT_NEXT(); for (i = 0; i <= ASC_MAX_TID; i++) { if ((boardp->dvc_cfg.asc_dvc_cfg.chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } len = asc_prt_line(cp, leftlen, " %d:%c", i, (v->use_tagged_qng & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); /* Current number of commands waiting for a device. */ len = asc_prt_line(cp, leftlen, " Command Queue Pending:"); ASC_PRT_NEXT(); for (i = 0; i <= ASC_MAX_TID; i++) { if ((boardp->dvc_cfg.asc_dvc_cfg.chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } len = asc_prt_line(cp, leftlen, " %d:%u", i, v->cur_dvc_qng[i]); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); /* Current limit on number of commands that can be sent to a device. */ len = asc_prt_line(cp, leftlen, " Command Queue Limit:"); ASC_PRT_NEXT(); for (i = 0; i <= ASC_MAX_TID; i++) { if ((boardp->dvc_cfg.asc_dvc_cfg.chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } len = asc_prt_line(cp, leftlen, " %d:%u", i, v->max_dvc_qng[i]); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); /* Indicate whether the device has returned queue full status. */ len = asc_prt_line(cp, leftlen, " Command Queue Full:"); ASC_PRT_NEXT(); for (i = 0; i <= ASC_MAX_TID; i++) { if ((boardp->dvc_cfg.asc_dvc_cfg.chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } if (boardp->queue_full & ADV_TID_TO_TIDMASK(i)) { len = asc_prt_line(cp, leftlen, " %d:Y-%d", i, boardp->queue_full_cnt[i]); } else { len = asc_prt_line(cp, leftlen, " %d:N", i); } ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Synchronous Transfer:"); ASC_PRT_NEXT(); for (i = 0; i <= ASC_MAX_TID; i++) { if ((boardp->dvc_cfg.asc_dvc_cfg.chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } len = asc_prt_line(cp, leftlen, " %d:%c", i, (v->sdtr_done & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); for (i = 0; i <= ASC_MAX_TID; i++) { uchar syn_period_ix; if ((boardp->dvc_cfg.asc_dvc_cfg.chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } if ((v->sdtr_done & ADV_TID_TO_TIDMASK(i)) == 0) { continue; } syn_period_ix = (boardp->sdtr_data[i] >> 4) & (v->max_sdtr_index - 1); len = asc_prt_line(cp, leftlen, " %d:", i); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Transfer Period Factor: %d (%d.%d Mhz),", v->sdtr_period_tbl[syn_period_ix], 250 / v->sdtr_period_tbl[syn_period_ix], ASC_TENTHS(250, v->sdtr_period_tbl[syn_period_ix])); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " REQ/ACK Offset: %d\n", boardp->sdtr_data[i] & ASC_SYN_MAX_OFFSET); ASC_PRT_NEXT(); } return totlen; } /* * asc_prt_adv_board_info() * * Print dynamic board configuration information. * * Note: no single line should be greater than ASC_PRTLINE_SIZE, * cf. asc_prt_line(). * * Return the number of characters copied into 'cp'. No more than * 'cplen' characters will be copied to 'cp'. */ STATIC int asc_prt_adv_board_info(struct Scsi_Host *shp, char *cp, int cplen) { asc_board_t *boardp; int leftlen; int totlen; int len; int i; ADV_DVC_VAR *v; ADV_DVC_CFG *c; AdvPortAddr iop_base; ushort chip_scsi_id; ushort lramword; uchar lrambyte; ushort sdtr_able; ushort period; boardp = ASC_BOARDP(shp); v = &boardp->dvc_var.adv_dvc_var; c = &boardp->dvc_cfg.adv_dvc_cfg; iop_base = v->iop_base; chip_scsi_id = v->chip_scsi_id; leftlen = cplen; totlen = len = 0; len = asc_prt_line(cp, leftlen, "\nAdv Library Configuration and Statistics for AdvanSys SCSI Host %d:\n", shp->host_no); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " iop_base %lx, cable_detect: %X, err_code %u, idle_cmd_done %u\n", v->iop_base, AdvReadWordRegister(iop_base, IOPW_SCSI_CFG1) & CABLE_DETECT, v->err_code, v->idle_cmd_done); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " chip_version %u, lib_version %x, mcode_date %x, mcode_version %x\n", c->chip_version, c->lib_version, c->mcode_date, c->mcode_version); ASC_PRT_NEXT(); AdvReadWordLram(iop_base, ASC_MC_TAGQNG_ABLE, lramword); len = asc_prt_line(cp, leftlen, " Queuing Enabled:"); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { if ((chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } len = asc_prt_line(cp, leftlen, " %X:%c", i, (lramword & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Queue Limit:"); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { if ((chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } AdvReadByteLram(iop_base, ASC_MC_NUMBER_OF_MAX_CMD + i, lrambyte); len = asc_prt_line(cp, leftlen, " %X:%d", i, lrambyte); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Command Pending:"); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { if ((chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } AdvReadByteLram(iop_base, ASC_MC_NUMBER_OF_QUEUED_CMD + i, lrambyte); len = asc_prt_line(cp, leftlen, " %X:%d", i, lrambyte); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); AdvReadWordLram(iop_base, ASC_MC_WDTR_ABLE, lramword); len = asc_prt_line(cp, leftlen, " Wide Enabled:"); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { if ((chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } len = asc_prt_line(cp, leftlen, " %X:%c", i, (lramword & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " Transfer Bit Width:"); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { if ((chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } AdvReadWordLram(iop_base, ASC_MC_DEVICE_HSHK_CFG_TABLE + (2 * i), lramword); len = asc_prt_line(cp, leftlen, " %X:%d", i, (lramword & 0x8000) ? 16 : 8); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); AdvReadWordLram(iop_base, ASC_MC_SDTR_ABLE, sdtr_able); len = asc_prt_line(cp, leftlen, " Synchronous Enabled:"); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { if ((chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } len = asc_prt_line(cp, leftlen, " %X:%c", i, (sdtr_able & ADV_TID_TO_TIDMASK(i)) ? 'Y' : 'N'); ASC_PRT_NEXT(); } len = asc_prt_line(cp, leftlen, "\n"); ASC_PRT_NEXT(); for (i = 0; i <= ADV_MAX_TID; i++) { AdvReadWordLram(iop_base, ASC_MC_DEVICE_HSHK_CFG_TABLE + (2 * i), lramword); lramword &= ~0x8000; if ((chip_scsi_id == i) || ((sdtr_able & ADV_TID_TO_TIDMASK(i)) == 0) || (lramword == 0)) { continue; } len = asc_prt_line(cp, leftlen, " %X:", i); ASC_PRT_NEXT(); period = (((lramword >> 8) * 25) + 50)/4; len = asc_prt_line(cp, leftlen, " Transfer Period Factor: %d (%d.%d Mhz),", period, 250/period, ASC_TENTHS(250, period)); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " REQ/ACK Offset: %d\n", lramword & 0x1F); ASC_PRT_NEXT(); } return totlen; } /* * asc_proc_copy() * * Copy proc information to a read buffer taking into account the current * read offset in the file and the remaining space in the read buffer. */ STATIC int asc_proc_copy(off_t advoffset, off_t offset, char *curbuf, int leftlen, char *cp, int cplen) { int cnt = 0; ASC_DBG3(2, "asc_proc_copy: offset %d, advoffset %d, cplen %d\n", (unsigned) offset, (unsigned) advoffset, cplen); if (offset <= advoffset) { /* Read offset below current offset, copy everything. */ cnt = ASC_MIN(cplen, leftlen); ASC_DBG3(2, "asc_proc_copy: curbuf %x, cp %x, cnt %d\n", (unsigned) curbuf, (unsigned) cp, cnt); memcpy(curbuf, cp, cnt); } else if (offset < advoffset + cplen) { /* Read offset within current range, partial copy. */ cnt = (advoffset + cplen) - offset; cp = (cp + cplen) - cnt; cnt = ASC_MIN(cnt, leftlen); ASC_DBG3(2, "asc_proc_copy: curbuf %x, cp %x, cnt %d\n", (unsigned) curbuf, (unsigned) cp, cnt); memcpy(curbuf, cp, cnt); } return cnt; } /* * asc_prt_line() * * If 'cp' is NULL print to the console, otherwise print to a buffer. * * Return 0 if printing to the console, otherwise return the number of * bytes written to the buffer. * * Note: If any single line is greater than ASC_PRTLINE_SIZE bytes the stack * will be corrupted. 's[]' is defined to be ASC_PRTLINE_SIZE bytes. */ STATIC int asc_prt_line(char *buf, int buflen, char *fmt, ...) { va_list args; int ret; char s[ASC_PRTLINE_SIZE]; va_start(args, fmt); ret = vsprintf(s, fmt, args); ASC_ASSERT(ret < ASC_PRTLINE_SIZE); if (buf == NULL) { (void) printk(s); ret = 0; } else { ret = ASC_MIN(buflen, ret); memcpy(buf, s, ret); } va_end(args); return ret; } #endif /* version >= v1.3.0 */ /* * --- Functions Required by the Asc Library */ /* * Delay for 'n' milliseconds. Don't use the 'jiffies' * global variable which is incremented once every 5 ms * from a timer interrupt, because this function may be * called when interrupts are disabled. */ STATIC void DvcSleepMilliSecond(ulong n) { ulong i; ASC_DBG1(4, "DvcSleepMilliSecond: %lu\n", n); for (i = 0; i < n; i++) { udelay(1000); } } STATIC int DvcEnterCritical(void) { int flags; save_flags(flags); cli(); return flags; } STATIC void DvcLeaveCritical(int flags) { restore_flags(flags); } STATIC ulong DvcGetSGList(ASC_DVC_VAR *asc_dvc_sg, uchar *buf_addr, ulong buf_len, ASC_SG_HEAD *asc_sg_head_ptr) { ulong buf_size; buf_size = buf_len; asc_sg_head_ptr->entry_cnt = 1; #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,0,0) asc_sg_head_ptr->sg_list[0].addr = (ulong) buf_addr; #else /* version >= v2.0.0 */ asc_sg_head_ptr->sg_list[0].addr = virt_to_bus(buf_addr); #endif /* version >= v2.0.0 */ asc_sg_head_ptr->sg_list[0].bytes = buf_size; return buf_size; } /* * void * DvcPutScsiQ(PortAddr iop_base, ushort s_addr, ushort *outbuf, int words) * * Calling/Exit State: * none * * Description: * Output an ASC_SCSI_Q structure to the chip */ STATIC void DvcPutScsiQ(PortAddr iop_base, ushort s_addr, ushort *outbuf, int words) { int i; ASC_DBG_PRT_HEX(2, "DvcPutScsiQ", (uchar *) outbuf, 2 * words); AscSetChipLramAddr(iop_base, s_addr); for (i = 0; i < words; i++, outbuf++) { if (i == 2 || i == 10) { continue; } AscSetChipLramDataNoSwap(iop_base, *outbuf); } } /* * void * DvcGetQinfo(PortAddr iop_base, ushort s_addr, ushort *inbuf, int words) * * Calling/Exit State: * none * * Description: * Input an ASC_QDONE_INFO structure from the chip */ STATIC void DvcGetQinfo(PortAddr iop_base, ushort s_addr, ushort *inbuf, int words) { int i; AscSetChipLramAddr(iop_base, s_addr); for (i = 0; i < words; i++, inbuf++) { if (i == 5) { continue; } *inbuf = AscGetChipLramDataNoSwap(iop_base); } ASC_DBG_PRT_HEX(2, "DvcGetQinfo", (uchar *) inbuf, 2 * words); } /* * void DvcOutPortWords(ushort iop_base, ushort &outbuf, int words) * * Calling/Exit State: * none * * Description: * output a buffer to an i/o port address */ STATIC void DvcOutPortWords(ushort iop_base, ushort *outbuf, int words) { int i; for (i = 0; i < words; i++, outbuf++) outpw(iop_base, *outbuf); } /* * void DvcInPortWords(ushort iop_base, ushort &outbuf, int words) * * Calling/Exit State: * none * * Description: * input a buffer from an i/o port address */ STATIC void DvcInPortWords(ushort iop_base, ushort *inbuf, int words) { int i; for (i = 0; i < words; i++, inbuf++) *inbuf = inpw(iop_base); } /* * void DvcOutPortDWords(PortAddr port, ulong *pdw, int dwords) * * Calling/Exit State: * none * * Description: * output a buffer of 32-bit integers to an i/o port address in * 16 bit integer units */ STATIC void DvcOutPortDWords(PortAddr port, ulong *pdw, int dwords) { int i; int words; ushort *pw; pw = (ushort *) pdw; words = dwords << 1; for(i = 0; i < words; i++, pw++) { outpw(port, *pw); } return; } /* * Read a PCI configuration byte. */ ASC_INITFUNC( STATIC uchar DvcReadPCIConfigByte( ASC_DVC_VAR asc_ptr_type *asc_dvc, ushort offset) ) { #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI PCI_DATA pciData; pciData.bus = ASC_PCI_ID2BUS(asc_dvc->cfg->pci_slot_info); pciData.slot = ASC_PCI_ID2DEV(asc_dvc->cfg->pci_slot_info); pciData.func = ASC_PCI_ID2FUNC(asc_dvc->cfg->pci_slot_info); pciData.offset = offset; pciData.type = pci_scan_method; return asc_get_cfg_byte(&pciData); #else /* ASC_CONFIG_PCI */ return 0; #endif /* ASC_CONFIG_PCI */ #else /* version >= v2.1.93 */ #ifdef CONFIG_PCI uchar byte_data; pcibios_read_config_byte(ASC_PCI_ID2BUS(asc_dvc->cfg->pci_slot_info), PCI_DEVFN(ASC_PCI_ID2DEV(asc_dvc->cfg->pci_slot_info), ASC_PCI_ID2FUNC(asc_dvc->cfg->pci_slot_info)), offset, &byte_data); return byte_data; #else /* CONFIG_PCI */ return 0; #endif /* CONFIG_PCI */ #endif /* version >= v2.1.93 */ } /* * Write a PCI configuration byte. */ ASC_INITFUNC( STATIC void DvcWritePCIConfigByte( ASC_DVC_VAR asc_ptr_type *asc_dvc, ushort offset, uchar byte_data) ) { #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI PCI_DATA pciData; pciData.bus = ASC_PCI_ID2BUS(asc_dvc->cfg->pci_slot_info); pciData.slot = ASC_PCI_ID2DEV(asc_dvc->cfg->pci_slot_info); pciData.func = ASC_PCI_ID2FUNC(asc_dvc->cfg->pci_slot_info); pciData.offset = offset; pciData.type = pci_scan_method; asc_put_cfg_byte(&pciData, byte_data); #endif /* ASC_CONFIG_PCI */ #else /* version >= v2.1.93 */ #ifdef CONFIG_PCI pcibios_write_config_byte(ASC_PCI_ID2BUS(asc_dvc->cfg->pci_slot_info), PCI_DEVFN(ASC_PCI_ID2DEV(asc_dvc->cfg->pci_slot_info), ASC_PCI_ID2FUNC(asc_dvc->cfg->pci_slot_info)), offset, byte_data); #endif /* CONFIG_PCI */ #endif /* version >= v2.1.93 */ } /* * Return the BIOS address of the adapter at the specified * I/O port and with the specified bus type. */ ASC_INITFUNC( STATIC ushort AscGetChipBiosAddress( PortAddr iop_base, ushort bus_type ) ) { ushort cfg_lsw ; ushort bios_addr ; /* * The PCI BIOS is re-located by the motherboard BIOS. Because * of this the driver can not determine where a PCI BIOS is * loaded and executes. */ if (bus_type & ASC_IS_PCI) { return(0); } if((bus_type & ASC_IS_EISA) != 0) { cfg_lsw = AscGetEisaChipCfg(iop_base) ; cfg_lsw &= 0x000F ; bios_addr = (ushort)(ASC_BIOS_MIN_ADDR + (cfg_lsw * ASC_BIOS_BANK_SIZE)) ; return(bios_addr) ; }/* if */ cfg_lsw = AscGetChipCfgLsw(iop_base) ; /* * ISA PnP uses the top bit as the 32K BIOS flag */ if (bus_type == ASC_IS_ISAPNP) { cfg_lsw &= 0x7FFF; }/* if */ bios_addr = (ushort)(((cfg_lsw >> 12) * ASC_BIOS_BANK_SIZE) + ASC_BIOS_MIN_ADDR) ; return(bios_addr) ; } /* * --- Functions Required by the Adv Library */ /* * DvcGetPhyAddr() * * Return the physical address of 'vaddr' and set '*lenp' to the * number of physically contiguous bytes that follow 'vaddr'. * 'flag' indicates the type of structure whose physical address * is being translated. * * Note: Because Linux currently doesn't page the kernel and all * kernel buffers are physically contiguous, leave '*lenp' unchanged. */ ulong DvcGetPhyAddr(ADV_DVC_VAR *asc_dvc, ADV_SCSI_REQ_Q *scsiq, uchar *vaddr, long *lenp, int flag) { ulong paddr; #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,0,0) paddr = (ulong) vaddr; #else /* version >= v2.0.0 */ paddr = virt_to_bus(vaddr); #endif /* version >= v2.0.0 */ ASC_DBG4(4, "DvcGetPhyAddr: vaddr 0x%lx, lenp 0x%lx *lenp %lu, paddr 0x%lx\n", (ulong) vaddr, (ulong) lenp, (ulong) *((ulong *) lenp), paddr); return paddr; } /* * Read a PCI configuration byte. */ ASC_INITFUNC( STATIC uchar DvcAdvReadPCIConfigByte( ADV_DVC_VAR *asc_dvc, ushort offset) ) { #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI PCI_DATA pciData; pciData.bus = ASC_PCI_ID2BUS(asc_dvc->cfg->pci_slot_info); pciData.slot = ASC_PCI_ID2DEV(asc_dvc->cfg->pci_slot_info); pciData.func = ASC_PCI_ID2FUNC(asc_dvc->cfg->pci_slot_info); pciData.offset = offset; pciData.type = pci_scan_method; return asc_get_cfg_byte(&pciData); #else /* ASC_CONFIG_PCI */ return 0; #endif /* ASC_CONFIG_PCI */ #else /* version >= v2.1.93 */ #ifdef CONFIG_PCI uchar byte_data; pcibios_read_config_byte(ASC_PCI_ID2BUS(asc_dvc->cfg->pci_slot_info), PCI_DEVFN(ASC_PCI_ID2DEV(asc_dvc->cfg->pci_slot_info), ASC_PCI_ID2FUNC(asc_dvc->cfg->pci_slot_info)), offset, &byte_data); return byte_data; #else /* CONFIG_PCI */ return 0; #endif /* CONFIG_PCI */ #endif /* version >= v2.1.93 */ } /* * Write a PCI configuration byte. */ ASC_INITFUNC( STATIC void DvcAdvWritePCIConfigByte( ADV_DVC_VAR *asc_dvc, ushort offset, uchar byte_data) ) { #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(2,1,93) #ifdef ASC_CONFIG_PCI PCI_DATA pciData; pciData.bus = ASC_PCI_ID2BUS(asc_dvc->cfg->pci_slot_info); pciData.slot = ASC_PCI_ID2DEV(asc_dvc->cfg->pci_slot_info); pciData.func = ASC_PCI_ID2FUNC(asc_dvc->cfg->pci_slot_info); pciData.offset = offset; pciData.type = pci_scan_method; asc_put_cfg_byte(&pciData, byte_data); #endif /* ASC_CONFIG_PCI */ #else /* version >= v2.1.93 */ #ifdef CONFIG_PCI pcibios_write_config_byte(ASC_PCI_ID2BUS(asc_dvc->cfg->pci_slot_info), PCI_DEVFN(ASC_PCI_ID2DEV(asc_dvc->cfg->pci_slot_info), ASC_PCI_ID2FUNC(asc_dvc->cfg->pci_slot_info)), offset, byte_data); #endif /* CONFIG_PCI */ #endif /* version >= v2.1.93 */ } /* * --- Tracing and Debugging Functions */ #ifdef ADVANSYS_STATS /* * asc_prt_board_stats() * * Note: no single line should be greater than ASC_PRTLINE_SIZE, * cf. asc_prt_line(). * * Return the number of characters copied into 'cp'. No more than * 'cplen' characters will be copied to 'cp'. */ STATIC int asc_prt_board_stats(struct Scsi_Host *shp, char *cp, int cplen) { int leftlen; int totlen; int len; struct asc_stats *s; int i; ushort chip_scsi_id; asc_board_t *boardp; asc_queue_t *active; asc_queue_t *waiting; leftlen = cplen; totlen = len = 0; boardp = ASC_BOARDP(shp); s = &boardp->asc_stats; len = asc_prt_line(cp, leftlen, "\nLinux Driver Statistics for AdvanSys SCSI Host %d:\n", shp->host_no); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " command %lu, queuecommand %lu, abort %lu, reset %lu, biosparam %lu\n", s->command, s->queuecommand, s->abort, s->reset, s->biosparam); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " interrupt %lu, callback %lu, done %lu\n", s->interrupt, s->callback, s->done); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " exe_noerror %lu, exe_busy %lu, exe_error %lu, exe_unknown %lu\n", s->exe_noerror, s->exe_busy, s->exe_error, s->exe_unknown); ASC_PRT_NEXT(); if (ASC_NARROW_BOARD(boardp)) { len = asc_prt_line(cp, leftlen, " build_error %lu\n", s->build_error); } else { len = asc_prt_line(cp, leftlen, " build_error %lu, build_noreq %lu, build_nosg %lu\n", s->build_error, s->adv_build_noreq, s->adv_build_nosg); } ASC_PRT_NEXT(); /* * Display data transfer statistics. */ if (s->cont_cnt > 0) { len = asc_prt_line(cp, leftlen, " cont_cnt %lu, ", s->cont_cnt); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, "cont_xfer %lu.%01lu kb ", s->cont_xfer/2, ASC_TENTHS(s->cont_xfer, 2)); ASC_PRT_NEXT(); /* Contiguous transfer average size */ len = asc_prt_line(cp, leftlen, "avg_xfer %lu.%01lu kb\n", (s->cont_xfer/2)/s->cont_cnt, ASC_TENTHS((s->cont_xfer/2), s->cont_cnt)); ASC_PRT_NEXT(); } if (s->sg_cnt > 0) { len = asc_prt_line(cp, leftlen, " sg_cnt %lu, sg_elem %lu, ", s->sg_cnt, s->sg_elem); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, "sg_xfer %lu.%01lu kb\n", s->sg_xfer/2, ASC_TENTHS(s->sg_xfer, 2)); ASC_PRT_NEXT(); /* Scatter gather transfer statistics */ len = asc_prt_line(cp, leftlen, " avg_num_elem %lu.%01lu, ", s->sg_elem/s->sg_cnt, ASC_TENTHS(s->sg_elem, s->sg_cnt)); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, "avg_elem_size %lu.%01lu kb, ", (s->sg_xfer/2)/s->sg_elem, ASC_TENTHS((s->sg_xfer/2), s->sg_elem)); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, "avg_xfer_size %lu.%01lu kb\n", (s->sg_xfer/2)/s->sg_cnt, ASC_TENTHS((s->sg_xfer/2), s->sg_cnt)); ASC_PRT_NEXT(); } /* * Display request queuing statistics. */ len = asc_prt_line(cp, leftlen, " Active and Waiting Request Queues (Time Unit: %d HZ):\n", HZ); ASC_PRT_NEXT(); active = &ASC_BOARDP(shp)->active; waiting = &ASC_BOARDP(shp)->waiting; if (ASC_NARROW_BOARD(boardp)) { chip_scsi_id = boardp->dvc_cfg.asc_dvc_cfg.chip_scsi_id; } else { chip_scsi_id = boardp->dvc_var.adv_dvc_var.chip_scsi_id; } for (i = 0; i <= ADV_MAX_TID; i++) { if ((chip_scsi_id == i) || ((boardp->init_tidmask & ADV_TID_TO_TIDMASK(i)) == 0)) { continue; } if (active->q_tot_cnt[i] > 0 || waiting->q_tot_cnt[i] > 0) { len = asc_prt_line(cp, leftlen, " target %d\n", i); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " active: cnt [cur %d, max %d, tot %u], time [min %d, max %d, avg %lu.%01lu]\n", active->q_cur_cnt[i], active->q_max_cnt[i], active->q_tot_cnt[i], active->q_min_tim[i], active->q_max_tim[i], (active->q_tot_cnt[i] == 0) ? 0 : (active->q_tot_tim[i]/active->q_tot_cnt[i]), (active->q_tot_cnt[i] == 0) ? 0 : ASC_TENTHS(active->q_tot_tim[i], active->q_tot_cnt[i])); ASC_PRT_NEXT(); len = asc_prt_line(cp, leftlen, " waiting: cnt [cur %d, max %d, tot %u], time [min %u, max %u, avg %lu.%01lu]\n", waiting->q_cur_cnt[i], waiting->q_max_cnt[i], waiting->q_tot_cnt[i], waiting->q_min_tim[i], waiting->q_max_tim[i], (waiting->q_tot_cnt[i] == 0) ? 0 : (waiting->q_tot_tim[i]/waiting->q_tot_cnt[i]), (waiting->q_tot_cnt[i] == 0) ? 0 : ASC_TENTHS(waiting->q_tot_tim[i], waiting->q_tot_cnt[i])); ASC_PRT_NEXT(); } } return totlen; } #endif /* ADVANSYS_STATS */ #ifdef ADVANSYS_DEBUG /* * asc_prt_scsi_host() */ STATIC void asc_prt_scsi_host(struct Scsi_Host *s) { asc_board_t *boardp; boardp = ASC_BOARDP(s); printk("Scsi_Host at addr %x\n", (unsigned) s); printk( " next %x, extra_bytes %u, host_busy %u, host_no %d, last_reset %d,\n", (unsigned) s->next, s->extra_bytes, s->host_busy, s->host_no, (unsigned) s->last_reset); printk( " host_wait %x, host_queue %x, hostt %x, block %x,\n", (unsigned) s->host_wait, (unsigned) s->host_queue, (unsigned) s->hostt, (unsigned) s->block); printk( " wish_block %d, base %x, io_port %d, n_io_port %d, irq %d, dma_channel %d,\n", s->wish_block, (unsigned) s->base, s->io_port, s->n_io_port, s->irq, s->dma_channel); printk( " this_id %d, can_queue %d,\n", s->this_id, s->can_queue); printk( " cmd_per_lun %d, sg_tablesize %d, unchecked_isa_dma %d, loaded_as_module %d\n", s->cmd_per_lun, s->sg_tablesize, s->unchecked_isa_dma, s->loaded_as_module); if (ASC_NARROW_BOARD(boardp)) { asc_prt_asc_dvc_var(&ASC_BOARDP(s)->dvc_var.asc_dvc_var); asc_prt_asc_dvc_cfg(&ASC_BOARDP(s)->dvc_cfg.asc_dvc_cfg); } else { asc_prt_adv_dvc_var(&ASC_BOARDP(s)->dvc_var.adv_dvc_var); asc_prt_adv_dvc_cfg(&ASC_BOARDP(s)->dvc_cfg.adv_dvc_cfg); } } /* * asc_prt_scsi_cmnd() */ STATIC void asc_prt_scsi_cmnd(Scsi_Cmnd *s) { printk("Scsi_Cmnd at addr %x\n", (unsigned) s); #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,0) printk( " host %x, device %x, target %u, lun %u\n", (unsigned) s->host, (unsigned) s->device, s->target, s->lun); #else /* version >= v1.3.0 */ printk( " host %x, device %x, target %u, lun %u, channel %u,\n", (unsigned) s->host, (unsigned) s->device, s->target, s->lun, s->channel); #endif /* version >= v1.3.0 */ asc_prt_hex(" CDB", s->cmnd, s->cmd_len); printk( " use_sg %u, sglist_len %u, abort_reason %x\n", s->use_sg, s->sglist_len, s->abort_reason); #if LINUX_VERSION_CODE < ASC_LINUX_VERSION(1,3,89) printk( " retries %d, allowed %d\n", s->retries, s->allowed); #else /* version >= v1.3.89 */ printk( " serial_number %x, serial_number_at_timeout %x, retries %d, allowed %d\n", (unsigned) s->serial_number, (unsigned) s->serial_number_at_timeout, s->retries, s->allowed); #endif /* version >= v1.3.89 */ printk( " timeout_per_command %d, timeout_total %d, timeout %d\n", s->timeout_per_command, s->timeout_total, s->timeout); printk( " internal_timeout %u, flags %u, this_count %d\n", s->internal_timeout, s->flags, s->this_count); printk( " scsi_done %x, done %x, host_scribble %x, result %x\n", (unsigned) s->scsi_done, (unsigned) s->done, (unsigned) s->host_scribble, s->result); printk( " tag %u, pid %u\n", (unsigned) s->tag, (unsigned) s->pid); } /* * asc_prt_asc_dvc_var() */ STATIC void asc_prt_asc_dvc_var(ASC_DVC_VAR *h) { printk("ASC_DVC_VAR at addr %x\n", (unsigned) h); printk( " iop_base %x, err_code %x, dvc_cntl %x, bug_fix_cntl %d,\n", h->iop_base, h->err_code, h->dvc_cntl, h->bug_fix_cntl); printk( " bus_type %d, isr_callback %x, exe_callback %x, init_sdtr %x,\n", h->bus_type, (unsigned) h->isr_callback, (unsigned) h->exe_callback, (unsigned) h->init_sdtr); printk( " sdtr_done %x, use_tagged_qng %x, unit_not_ready %x, chip_no %x,\n", (unsigned) h->sdtr_done, (unsigned) h->use_tagged_qng, (unsigned) h->unit_not_ready, (unsigned) h->chip_no); printk( " queue_full_or_busy %x, start_motor %x, scsi_reset_wait %x, irq_no %x,\n", (unsigned) h->queue_full_or_busy, (unsigned) h->start_motor, (unsigned) h->scsi_reset_wait, (unsigned) h->irq_no); printk( " is_in_int %x, max_total_qng %x, cur_total_qng %x, in_critical_cnt %x,\n", (unsigned) h->is_in_int, (unsigned) h->max_total_qng, (unsigned) h->cur_total_qng, (unsigned) h->in_critical_cnt); printk( " last_q_shortage %x, init_state %x, no_scam %x, pci_fix_asyn_xfer %x,\n", (unsigned) h->last_q_shortage, (unsigned) h->init_state, (unsigned) h->no_scam, (unsigned) h->pci_fix_asyn_xfer); printk( " cfg %x, saved_ptr2func %x\n", (unsigned) h->cfg, (unsigned) h->saved_ptr2func); } /* * asc_prt_asc_dvc_cfg() */ STATIC void asc_prt_asc_dvc_cfg(ASC_DVC_CFG *h) { printk("ASC_DVC_CFG at addr %x\n", (unsigned) h); printk( " can_tagged_qng %x, cmd_qng_enabled %x, disc_enable %x, sdtr_enable %x,\n", h->can_tagged_qng, h->cmd_qng_enabled, h->disc_enable, h->sdtr_enable); printk( " chip_scsi_id %d, isa_dma_speed %d, isa_dma_channel %d, chip_version %d,\n", h->chip_scsi_id, h->isa_dma_speed, h->isa_dma_channel, h->chip_version); printk( " pci_device_id %d, lib_serial_no %x, lib_version %x, mcode_date %x,\n", h->pci_device_id, h->lib_serial_no, h->lib_version, h->mcode_date); printk( " mcode_version %d, overrun_buf %x\n", h->mcode_version, (unsigned) h->overrun_buf); } /* * asc_prt_asc_scsi_q() */ STATIC void asc_prt_asc_scsi_q(ASC_SCSI_Q *q) { ASC_SG_HEAD *sgp; int i; printk("ASC_SCSI_Q at addr %x\n", (unsigned) q); printk( " target_ix %u, target_lun %u, srb_ptr %x, tag_code %u,\n", q->q2.target_ix, q->q1.target_lun, (unsigned) q->q2.srb_ptr, q->q2.tag_code); printk( " data_addr %x, data_cnt %lu, sense_addr %x, sense_len %u,\n", (unsigned) q->q1.data_addr, q->q1.data_cnt, (unsigned) q->q1.sense_addr, q->q1.sense_len); printk( " cdbptr %x, cdb_len %u, sg_head %x, sg_queue_cnt %u\n", (unsigned) q->cdbptr, q->q2.cdb_len, (unsigned) q->sg_head, q->q1.sg_queue_cnt); if (q->sg_head) { sgp = q->sg_head; printk("ASC_SG_HEAD at addr %x\n", (unsigned) sgp); printk(" entry_cnt %u, queue_cnt %u\n", sgp->entry_cnt, sgp->queue_cnt); for (i = 0; i < sgp->entry_cnt; i++) { printk(" [%u]: addr %x, bytes %lu\n", i, (unsigned) sgp->sg_list[i].addr, sgp->sg_list[i].bytes); } } } /* * asc_prt_asc_qdone_info() */ STATIC void asc_prt_asc_qdone_info(ASC_QDONE_INFO *q) { printk("ASC_QDONE_INFO at addr %x\n", (unsigned) q); printk( " srb_ptr %x, target_ix %u, cdb_len %u, tag_code %u, done_stat %x\n", (unsigned) q->d2.srb_ptr, q->d2.target_ix, q->d2.cdb_len, q->d2.tag_code, q->d3.done_stat); printk( " host_stat %x, scsi_stat %x, scsi_msg %x\n", q->d3.host_stat, q->d3.scsi_stat, q->d3.scsi_msg); } /* * asc_prt_adv_dvc_var() * * Display an ADV_DVC_VAR structure. */ STATIC void asc_prt_adv_dvc_var(ADV_DVC_VAR *h) { printk(" ADV_DVC_VAR at addr 0x%lx\n", (ulong) h); printk( " iop_base 0x%lx, err_code 0x%x, ultra_able 0x%x\n", (ulong) h->iop_base, h->err_code, (unsigned) h->ultra_able); printk( " isr_callback 0x%x, sdtr_able 0x%x, wdtr_able 0x%x\n", (unsigned) h->isr_callback, (unsigned) h->wdtr_able, (unsigned) h->sdtr_able); printk( " start_motor 0x%x, scsi_reset_wait 0x%x, irq_no 0x%x,\n", (unsigned) h->start_motor, (unsigned) h->scsi_reset_wait, (unsigned) h->irq_no); printk( " max_host_qng 0x%x, cur_host_qng 0x%x, max_dvc_qng 0x%x\n", (unsigned) h->max_host_qng, (unsigned) h->cur_host_qng, (unsigned) h->max_dvc_qng); printk( " no_scam 0x%x, tagqng_able 0x%x, chip_scsi_id 0x%x, cfg 0x%lx\n", (unsigned) h->no_scam, (unsigned) h->tagqng_able, (unsigned) h->chip_scsi_id, (ulong) h->cfg); } /* * asc_prt_adv_dvc_cfg() * * Display an ADV_DVC_CFG structure. */ STATIC void asc_prt_adv_dvc_cfg(ADV_DVC_CFG *h) { printk(" ADV_DVC_CFG at addr 0x%lx\n", (ulong) h); printk( " disc_enable 0x%x, termination 0x%x\n", h->disc_enable, h->termination); printk( " chip_version 0x%x, mcode_date 0x%x\n", h->chip_version, h->mcode_date); printk( " mcode_version 0x%x, pci_device_id 0x%x, lib_version 0x%x\n", h->mcode_version, h->pci_device_id, h->lib_version); printk( " control_flag 0x%x, pci_slot_info 0x%x\n", h->control_flag, h->pci_slot_info); } /* * asc_prt_adv_scsi_req_q() * * Display an ADV_SCSI_REQ_Q structure. */ STATIC void asc_prt_adv_scsi_req_q(ADV_SCSI_REQ_Q *q) { int i; struct asc_sg_block *sg_ptr; printk("ADV_SCSI_REQ_Q at addr %x\n", (unsigned) q); printk( " target_id %u, target_lun %u, srb_ptr 0x%lx, a_flag 0x%x\n", q->target_id, q->target_lun, q->srb_ptr, q->a_flag); printk(" cntl 0x%x, data_addr 0x%lx, vdata_addr 0x%lx\n", q->cntl, q->data_addr, q->vdata_addr); printk( " data_cnt %lu, sense_addr 0x%lx, sense_len %u,\n", q->data_cnt, q->sense_addr, q->sense_len); printk( " cdb_len %u, done_status 0x%x, host_status 0x%x, scsi_status 0x%x\n", q->cdb_len, q->done_status, q->host_status, q->scsi_status); printk( " vsense_addr 0x%lx, scsiq_ptr 0x%lx, ux_wk_data_cnt %lu\n", (ulong) q->vsense_addr, (ulong) q->scsiq_ptr, (ulong) q->ux_wk_data_cnt); printk( " sg_list_ptr 0x%lx, sg_real_addr 0x%lx, sg_entry_cnt %u\n", (ulong) q->sg_list_ptr, (ulong) q->sg_real_addr, q->sg_entry_cnt); printk( " ux_sg_ix %u, orig_sense_len %u\n", q->ux_sg_ix, q->orig_sense_len); /* Display the request's ADV_SG_BLOCK structures. */ for (sg_ptr = q->sg_list_ptr, i = 0; sg_ptr != NULL; sg_ptr = sg_ptr->sg_ptr, i++) { /* * 'sg_ptr' is a physical address. Convert it to a virtual * address by indexing 'i' into the virtual address array * 'sg_list_ptr'. * * At the end of the each iteration of the loop 'sg_ptr' is * converted back into a physical address by setting 'sg_ptr' * to the next pointer 'sg_ptr->sg_ptr'. */ sg_ptr = &(((ADV_SG_BLOCK *) (q->sg_list_ptr))[i]); asc_prt_adv_sgblock(i, sg_ptr); } } /* * asc_prt_adv_sgblock() * * Display an ADV_SG_BLOCK structure. */ STATIC void asc_prt_adv_sgblock(int sgblockno, ADV_SG_BLOCK *b) { int i, s; /* Calculate starting entry number for the current block. */ s = sgblockno * NO_OF_SG_PER_BLOCK; printk(" ADV_SG_BLOCK at addr 0x%lx (sgblockno %lu)\n", (ulong) b, (ulong) sgblockno); printk( " first_entry_no %lu, last_entry_no %lu, sg_ptr 0x%lx\n", (ulong) b->first_entry_no, (ulong) b->last_entry_no, (ulong) b->sg_ptr); ASC_ASSERT(b->first_entry_no - s >= 0); ASC_ASSERT(b->last_entry_no - s >= 0); ASC_ASSERT(b->last_entry_no - s <= NO_OF_SG_PER_BLOCK); ASC_ASSERT(b->first_entry_no - s <= NO_OF_SG_PER_BLOCK); ASC_ASSERT(b->first_entry_no - s <= NO_OF_SG_PER_BLOCK); ASC_ASSERT(b->first_entry_no - s <= b->last_entry_no - s); for (i = b->first_entry_no - s; i <= b->last_entry_no - s; i++) { printk(" [%lu]: sg_addr 0x%lx, sg_count 0x%lx\n", (ulong) i, (ulong) b->sg_list[i].sg_addr, (ulong) b->sg_list[i].sg_count); } } /* * asc_prt_hex() * * Print hexadecimal output in 4 byte groupings 32 bytes * or 8 double-words per line. */ STATIC void asc_prt_hex(char *f, uchar *s, int l) { int i; int j; int k; int m; printk("%s: (%d bytes)\n", f, l); for (i = 0; i < l; i += 32) { /* Display a maximum of 8 double-words per line. */ if ((k = (l - i) / 4) >= 8) { k = 8; m = 0; } else { m = (l - i) % 4 ; } for (j = 0; j < k; j++) { printk(" %2.2X%2.2X%2.2X%2.2X", (unsigned) s[i+(j*4)], (unsigned) s[i+(j*4)+1], (unsigned) s[i+(j*4)+2], (unsigned) s[i+(j*4)+3]); } switch (m) { case 0: default: break; case 1: printk(" %2.2X", (unsigned) s[i+(j*4)]); break; case 2: printk(" %2.2X%2.2X", (unsigned) s[i+(j*4)], (unsigned) s[i+(j*4)+1]); break; case 3: printk(" %2.2X%2.2X%2.2X", (unsigned) s[i+(j*4)+1], (unsigned) s[i+(j*4)+2], (unsigned) s[i+(j*4)+3]); break; } printk("\n"); } } #endif /* ADVANSYS_DEBUG */ #ifdef ADVANSYS_ASSERT /* * interrupts_enabled() * * Return 1 if interrupts are enabled, otherwise return 0. */ STATIC int interrupts_enabled(void) { int flags; save_flags(flags); if (flags & 0x0200) { return ASC_TRUE; } else { return ASC_FALSE; } } #endif /* ADVANSYS_ASSERT */ /* * --- Asc Library Functions */ ASC_INITFUNC( STATIC ushort AscGetEisaChipCfg( PortAddr iop_base ) ) { PortAddr eisa_cfg_iop; eisa_cfg_iop = (PortAddr) ASC_GET_EISA_SLOT(iop_base) | (PortAddr) (ASC_EISA_CFG_IOP_MASK); return (inpw(eisa_cfg_iop)); } ASC_INITFUNC( STATIC uchar AscSetChipScsiID( PortAddr iop_base, uchar new_host_id ) ) { ushort cfg_lsw; if (AscGetChipScsiID(iop_base) == new_host_id) { return (new_host_id); } cfg_lsw = AscGetChipCfgLsw(iop_base); cfg_lsw &= 0xF8FF; cfg_lsw |= (ushort) ((new_host_id & ASC_MAX_TID) << 8); AscSetChipCfgLsw(iop_base, cfg_lsw); return (AscGetChipScsiID(iop_base)); } ASC_INITFUNC( STATIC uchar AscGetChipScsiCtrl( PortAddr iop_base ) ) { uchar sc; AscSetBank(iop_base, 1); sc = inp(iop_base + IOP_REG_SC); AscSetBank(iop_base, 0); return (sc); } ASC_INITFUNC( STATIC uchar AscGetChipVersion( PortAddr iop_base, ushort bus_type ) ) { if ((bus_type & ASC_IS_EISA) != 0) { PortAddr eisa_iop; uchar revision; eisa_iop = (PortAddr) ASC_GET_EISA_SLOT(iop_base) | (PortAddr) ASC_EISA_REV_IOP_MASK; revision = inp(eisa_iop); return ((uchar) ((ASC_CHIP_MIN_VER_EISA - 1) + revision)); } return (AscGetChipVerNo(iop_base)); } ASC_INITFUNC( STATIC ushort AscGetChipBusType( PortAddr iop_base ) ) { ushort chip_ver; chip_ver = AscGetChipVerNo(iop_base); if ( (chip_ver >= ASC_CHIP_MIN_VER_VL) && (chip_ver <= ASC_CHIP_MAX_VER_VL) ) { if ( ((iop_base & 0x0C30) == 0x0C30) || ((iop_base & 0x0C50) == 0x0C50) ) { return (ASC_IS_EISA); } return (ASC_IS_VL); } if ((chip_ver >= ASC_CHIP_MIN_VER_ISA) && (chip_ver <= ASC_CHIP_MAX_VER_ISA)) { if (chip_ver >= ASC_CHIP_MIN_VER_ISA_PNP) { return (ASC_IS_ISAPNP); } return (ASC_IS_ISA); } else if ((chip_ver >= ASC_CHIP_MIN_VER_PCI) && (chip_ver <= ASC_CHIP_MAX_VER_PCI)) { return (ASC_IS_PCI); } return (0); } ASC_INITFUNC( STATIC ulong AscLoadMicroCode( PortAddr iop_base, ushort s_addr, ushort *mcode_buf, ushort mcode_size ) ) { ulong chksum; ushort mcode_word_size; ushort mcode_chksum; mcode_word_size = (ushort) (mcode_size >> 1); AscMemWordSetLram(iop_base, s_addr, 0, mcode_word_size); AscMemWordCopyToLram(iop_base, s_addr, mcode_buf, mcode_word_size); chksum = AscMemSumLramWord(iop_base, s_addr, mcode_word_size); mcode_chksum = (ushort) AscMemSumLramWord(iop_base, (ushort) ASC_CODE_SEC_BEG, (ushort) ((mcode_size - s_addr - (ushort) ASC_CODE_SEC_BEG) / 2)); AscWriteLramWord(iop_base, ASCV_MCODE_CHKSUM_W, mcode_chksum); AscWriteLramWord(iop_base, ASCV_MCODE_SIZE_W, mcode_size); return (chksum); } ASC_INITFUNC( STATIC int AscFindSignature( PortAddr iop_base ) ) { ushort sig_word; if (AscGetChipSignatureByte(iop_base) == (uchar) ASC_1000_ID1B) { sig_word = AscGetChipSignatureWord(iop_base); if ((sig_word == (ushort) ASC_1000_ID0W) || (sig_word == (ushort) ASC_1000_ID0W_FIX)) { return (1); } } return (0); } STATIC uchar _isa_pnp_inited ASC_INITDATA = 0; STATIC PortAddr _asc_def_iop_base[ASC_IOADR_TABLE_MAX_IX] ASC_INITDATA = { 0x100, ASC_IOADR_1, 0x120, ASC_IOADR_2, 0x140, ASC_IOADR_3, ASC_IOADR_4, ASC_IOADR_5, ASC_IOADR_6, ASC_IOADR_7, ASC_IOADR_8 }; ASC_INITFUNC( STATIC PortAddr AscSearchIOPortAddr( PortAddr iop_beg, ushort bus_type ) ) { if (bus_type & ASC_IS_VL) { while ((iop_beg = AscSearchIOPortAddr11(iop_beg)) != 0) { if (AscGetChipVersion(iop_beg, bus_type) <= ASC_CHIP_MAX_VER_VL) { return (iop_beg); } } return (0); } if (bus_type & ASC_IS_ISA) { if (_isa_pnp_inited == 0) { AscSetISAPNPWaitForKey(); _isa_pnp_inited++; } while ((iop_beg = AscSearchIOPortAddr11(iop_beg)) != 0) { if ((AscGetChipVersion(iop_beg, bus_type) & ASC_CHIP_VER_ISA_BIT) != 0) { return (iop_beg); } } return (0); } if (bus_type & ASC_IS_EISA) { if ((iop_beg = AscSearchIOPortAddrEISA(iop_beg)) != 0) { return (iop_beg); } return (0); } return (0); } ASC_INITFUNC( STATIC PortAddr AscSearchIOPortAddr11( PortAddr s_addr ) ) { int i; PortAddr iop_base; for (i = 0; i < ASC_IOADR_TABLE_MAX_IX; i++) { if (_asc_def_iop_base[i] > s_addr) { break; } } for (; i < ASC_IOADR_TABLE_MAX_IX; i++) { iop_base = _asc_def_iop_base[i]; if (check_region(iop_base, ASC_IOADR_GAP) != 0) { ASC_DBG1(1, "AscSearchIOPortAddr11: check_region() failed I/O port %x\n", iop_base); continue; } ASC_DBG1(1, "AscSearchIOPortAddr11: probing I/O port %x\n", iop_base); if (AscFindSignature(iop_base)) { return (iop_base); } } return (0); } ASC_INITFUNC( STATIC void AscToggleIRQAct( PortAddr iop_base ) ) { AscSetChipStatus(iop_base, CIW_IRQ_ACT); AscSetChipStatus(iop_base, 0); return; } ASC_INITFUNC( STATIC void AscSetISAPNPWaitForKey( void) ) { outp(ASC_ISA_PNP_PORT_ADDR, 0x02); outp(ASC_ISA_PNP_PORT_WRITE, 0x02); return; } ASC_INITFUNC( STATIC uchar AscGetChipIRQ( PortAddr iop_base, ushort bus_type ) ) { ushort cfg_lsw; uchar chip_irq; if ((bus_type & ASC_IS_EISA) != 0) { cfg_lsw = AscGetEisaChipCfg(iop_base); chip_irq = (uchar) (((cfg_lsw >> 8) & 0x07) + 10); if ((chip_irq == 13) || (chip_irq > 15)) { return (0); } return (chip_irq); } if ((bus_type & ASC_IS_VL) != 0) { cfg_lsw = AscGetChipCfgLsw(iop_base); chip_irq = (uchar) (((cfg_lsw >> 2) & 0x07)); if ((chip_irq == 0) || (chip_irq == 4) || (chip_irq == 7)) { return (0); } return ((uchar) (chip_irq + (ASC_MIN_IRQ_NO - 1))); } cfg_lsw = AscGetChipCfgLsw(iop_base); chip_irq = (uchar) (((cfg_lsw >> 2) & 0x03)); if (chip_irq == 3) chip_irq += (uchar) 2; return ((uchar) (chip_irq + ASC_MIN_IRQ_NO)); } ASC_INITFUNC( STATIC uchar AscSetChipIRQ( PortAddr iop_base, uchar irq_no, ushort bus_type ) ) { ushort cfg_lsw; if ((bus_type & ASC_IS_VL) != 0) { if (irq_no != 0) { if ((irq_no < ASC_MIN_IRQ_NO) || (irq_no > ASC_MAX_IRQ_NO)) { irq_no = 0; } else { irq_no -= (uchar) ((ASC_MIN_IRQ_NO - 1)); } } cfg_lsw = (ushort) (AscGetChipCfgLsw(iop_base) & 0xFFE3); cfg_lsw |= (ushort) 0x0010; AscSetChipCfgLsw(iop_base, cfg_lsw); AscToggleIRQAct(iop_base); cfg_lsw = (ushort) (AscGetChipCfgLsw(iop_base) & 0xFFE0); cfg_lsw |= (ushort) ((irq_no & 0x07) << 2); AscSetChipCfgLsw(iop_base, cfg_lsw); AscToggleIRQAct(iop_base); return (AscGetChipIRQ(iop_base, bus_type)); } if ((bus_type & (ASC_IS_ISA)) != 0) { if (irq_no == 15) irq_no -= (uchar) 2; irq_no -= (uchar) ASC_MIN_IRQ_NO; cfg_lsw = (ushort) (AscGetChipCfgLsw(iop_base) & 0xFFF3); cfg_lsw |= (ushort) ((irq_no & 0x03) << 2); AscSetChipCfgLsw(iop_base, cfg_lsw); return (AscGetChipIRQ(iop_base, bus_type)); } return (0); } ASC_INITFUNC( STATIC void AscEnableIsaDma( uchar dma_channel ) ) { if (dma_channel < 4) { outp(0x000B, (ushort) (0xC0 | dma_channel)); outp(0x000A, dma_channel); } else if (dma_channel < 8) { outp(0x00D6, (ushort) (0xC0 | (dma_channel - 4))); outp(0x00D4, (ushort) (dma_channel - 4)); } return; } STATIC int AscIsrChipHalted( REG ASC_DVC_VAR asc_ptr_type * asc_dvc ) { EXT_MSG ext_msg; EXT_MSG out_msg; ushort halt_q_addr; int sdtr_accept; ushort int_halt_code; ASC_SCSI_BIT_ID_TYPE scsi_busy; ASC_SCSI_BIT_ID_TYPE target_id; PortAddr iop_base; uchar tag_code; uchar q_status; uchar halt_qp; uchar sdtr_data; uchar target_ix; uchar q_cntl, tid_no; uchar cur_dvc_qng; uchar asyn_sdtr; uchar scsi_status; asc_board_t *boardp; ASC_ASSERT(asc_dvc->drv_ptr != 0); boardp = (asc_board_t *) asc_dvc->drv_ptr; iop_base = asc_dvc->iop_base; int_halt_code = AscReadLramWord(iop_base, ASCV_HALTCODE_W); halt_qp = AscReadLramByte(iop_base, ASCV_CURCDB_B); halt_q_addr = ASC_QNO_TO_QADDR(halt_qp); target_ix = AscReadLramByte(iop_base, (ushort) (halt_q_addr + (ushort) ASC_SCSIQ_B_TARGET_IX)); q_cntl = AscReadLramByte(iop_base, (ushort) (halt_q_addr + (ushort) ASC_SCSIQ_B_CNTL)); tid_no = ASC_TIX_TO_TID(target_ix); target_id = (uchar) ASC_TID_TO_TARGET_ID(tid_no); if (asc_dvc->pci_fix_asyn_xfer & target_id) { asyn_sdtr = ASYN_SDTR_DATA_FIX_PCI_REV_AB; } else { asyn_sdtr = 0; } if (int_halt_code == ASC_HALT_DISABLE_ASYN_USE_SYN_FIX) { if (asc_dvc->pci_fix_asyn_xfer & target_id) { AscSetChipSDTR(iop_base, 0, tid_no); boardp->sdtr_data[tid_no] = 0; } AscWriteLramWord(iop_base, ASCV_HALTCODE_W, 0); return (0); } else if (int_halt_code == ASC_HALT_ENABLE_ASYN_USE_SYN_FIX) { if (asc_dvc->pci_fix_asyn_xfer & target_id) { AscSetChipSDTR(iop_base, asyn_sdtr, tid_no); boardp->sdtr_data[tid_no] = asyn_sdtr; } AscWriteLramWord(iop_base, ASCV_HALTCODE_W, 0); return (0); } else if (int_halt_code == ASC_HALT_EXTMSG_IN) { AscMemWordCopyFromLram(iop_base, ASCV_MSGIN_BEG, (ushort *) & ext_msg, (ushort) (sizeof (EXT_MSG) >> 1)); if (ext_msg.msg_type == MS_EXTEND && ext_msg.msg_req == MS_SDTR_CODE && ext_msg.msg_len == MS_SDTR_LEN) { sdtr_accept = TRUE; if ((ext_msg.req_ack_offset > ASC_SYN_MAX_OFFSET)) { sdtr_accept = FALSE; ext_msg.req_ack_offset = ASC_SYN_MAX_OFFSET; } if ((ext_msg.xfer_period < asc_dvc->sdtr_period_tbl[asc_dvc->host_init_sdtr_index]) || (ext_msg.xfer_period > asc_dvc->sdtr_period_tbl[asc_dvc->max_sdtr_index])) { sdtr_accept = FALSE; ext_msg.xfer_period = asc_dvc->sdtr_period_tbl[asc_dvc->host_init_sdtr_index]; } if (sdtr_accept) { sdtr_data = AscCalSDTRData(asc_dvc, ext_msg.xfer_period, ext_msg.req_ack_offset); if ((sdtr_data == 0xFF)) { q_cntl |= QC_MSG_OUT; asc_dvc->init_sdtr &= ~target_id; asc_dvc->sdtr_done &= ~target_id; AscSetChipSDTR(iop_base, asyn_sdtr, tid_no); boardp->sdtr_data[tid_no] = asyn_sdtr; } } if (ext_msg.req_ack_offset == 0) { q_cntl &= ~QC_MSG_OUT; asc_dvc->init_sdtr &= ~target_id; asc_dvc->sdtr_done &= ~target_id; AscSetChipSDTR(iop_base, asyn_sdtr, tid_no); } else { if (sdtr_accept && (q_cntl & QC_MSG_OUT)) { q_cntl &= ~QC_MSG_OUT; asc_dvc->sdtr_done |= target_id; asc_dvc->init_sdtr |= target_id; asc_dvc->pci_fix_asyn_xfer &= ~target_id; sdtr_data = AscCalSDTRData(asc_dvc, ext_msg.xfer_period, ext_msg.req_ack_offset); AscSetChipSDTR(iop_base, sdtr_data, tid_no); boardp->sdtr_data[tid_no] = sdtr_data; } else { q_cntl |= QC_MSG_OUT; AscMsgOutSDTR(asc_dvc, ext_msg.xfer_period, ext_msg.req_ack_offset); asc_dvc->pci_fix_asyn_xfer &= ~target_id; sdtr_data = AscCalSDTRData(asc_dvc, ext_msg.xfer_period, ext_msg.req_ack_offset); AscSetChipSDTR(iop_base, sdtr_data, tid_no); boardp->sdtr_data[tid_no] = sdtr_data; asc_dvc->sdtr_done |= target_id; asc_dvc->init_sdtr |= target_id; } } AscWriteLramByte(iop_base, (ushort) (halt_q_addr + (ushort) ASC_SCSIQ_B_CNTL), q_cntl); AscWriteLramWord(iop_base, ASCV_HALTCODE_W, 0); return (0); } else if (ext_msg.msg_type == MS_EXTEND && ext_msg.msg_req == MS_WDTR_CODE && ext_msg.msg_len == MS_WDTR_LEN) { ext_msg.wdtr_width = 0; AscMemWordCopyToLram(iop_base, ASCV_MSGOUT_BEG, (ushort *) & ext_msg, (ushort) (sizeof (EXT_MSG) >> 1)); q_cntl |= QC_MSG_OUT; AscWriteLramByte(iop_base, (ushort) (halt_q_addr + (ushort) ASC_SCSIQ_B_CNTL), q_cntl); AscWriteLramWord(iop_base, ASCV_HALTCODE_W, 0); return (0); } else { ext_msg.msg_type = M1_MSG_REJECT; AscMemWordCopyToLram(iop_base, ASCV_MSGOUT_BEG, (ushort *) & ext_msg, (ushort) (sizeof (EXT_MSG) >> 1)); q_cntl |= QC_MSG_OUT; AscWriteLramByte(iop_base, (ushort) (halt_q_addr + (ushort) ASC_SCSIQ_B_CNTL), q_cntl); AscWriteLramWord(iop_base, ASCV_HALTCODE_W, 0); return (0); } } else if (int_halt_code == ASC_HALT_CHK_CONDITION) { q_cntl |= QC_REQ_SENSE; if ((asc_dvc->init_sdtr & target_id) != 0) { asc_dvc->sdtr_done &= ~target_id; sdtr_data = AscGetMCodeInitSDTRAtID(iop_base, tid_no); q_cntl |= QC_MSG_OUT; AscMsgOutSDTR(asc_dvc, asc_dvc->sdtr_period_tbl[(sdtr_data >> 4) & (uchar) (asc_dvc->max_sdtr_index - 1)], (uchar) (sdtr_data & (uchar) ASC_SYN_MAX_OFFSET)); } AscWriteLramByte(iop_base, (ushort) (halt_q_addr + (ushort) ASC_SCSIQ_B_CNTL), q_cntl); tag_code = AscReadLramByte(iop_base, (ushort) (halt_q_addr + (ushort) ASC_SCSIQ_B_TAG_CODE)); tag_code &= 0xDC; if ( (asc_dvc->pci_fix_asyn_xfer & target_id) && !(asc_dvc->pci_fix_asyn_xfer_always & target_id) ) { tag_code |= (ASC_TAG_FLAG_DISABLE_DISCONNECT | ASC_TAG_FLAG_DISABLE_ASYN_USE_SYN_FIX); } AscWriteLramByte(iop_base, (ushort) (halt_q_addr + (ushort) ASC_SCSIQ_B_TAG_CODE), tag_code); q_status = AscReadLramByte(iop_base, (ushort) (halt_q_addr + (ushort) ASC_SCSIQ_B_STATUS)); q_status |= (QS_READY | QS_BUSY); AscWriteLramByte(iop_base, (ushort) (halt_q_addr + (ushort) ASC_SCSIQ_B_STATUS), q_status); scsi_busy = AscReadLramByte(iop_base, (ushort) ASCV_SCSIBUSY_B); scsi_busy &= ~target_id; AscWriteLramByte(iop_base, (ushort) ASCV_SCSIBUSY_B, scsi_busy); AscWriteLramWord(iop_base, ASCV_HALTCODE_W, 0); return (0); } else if (int_halt_code == ASC_HALT_SDTR_REJECTED) { AscMemWordCopyFromLram(iop_base, ASCV_MSGOUT_BEG, (ushort *) & out_msg, (ushort) (sizeof (EXT_MSG) >> 1)); if ((out_msg.msg_type == MS_EXTEND) && (out_msg.msg_len == MS_SDTR_LEN) && (out_msg.msg_req == MS_SDTR_CODE)) { asc_dvc->init_sdtr &= ~target_id; asc_dvc->sdtr_done &= ~target_id; AscSetChipSDTR(iop_base, asyn_sdtr, tid_no); boardp->sdtr_data[tid_no] = asyn_sdtr; } q_cntl &= ~QC_MSG_OUT; AscWriteLramByte(iop_base, (ushort) (halt_q_addr + (ushort) ASC_SCSIQ_B_CNTL), q_cntl); AscWriteLramWord(iop_base, ASCV_HALTCODE_W, 0); return (0); } else if (int_halt_code == ASC_HALT_SS_QUEUE_FULL) { scsi_status = AscReadLramByte(iop_base, (ushort) ((ushort) halt_q_addr + (ushort) ASC_SCSIQ_SCSI_STATUS)); cur_dvc_qng = AscReadLramByte(iop_base, (ushort) ((ushort) ASC_QADR_BEG + (ushort) target_ix)); if ((cur_dvc_qng > 0) && (asc_dvc->cur_dvc_qng[tid_no] > 0)) { scsi_busy = AscReadLramByte(iop_base, (ushort) ASCV_SCSIBUSY_B); scsi_busy |= target_id; AscWriteLramByte(iop_base, (ushort) ASCV_SCSIBUSY_B, scsi_busy); asc_dvc->queue_full_or_busy |= target_id; if (scsi_status == SS_QUEUE_FULL) { if (cur_dvc_qng > ASC_MIN_TAGGED_CMD) { cur_dvc_qng -= 1; asc_dvc->max_dvc_qng[tid_no] = cur_dvc_qng; AscWriteLramByte(iop_base, (ushort) ((ushort) ASCV_MAX_DVC_QNG_BEG + (ushort) tid_no), cur_dvc_qng); /* * Set the device queue depth to the number of * active requests when the QUEUE FULL condition * was encountered. */ boardp->queue_full |= target_id; boardp->queue_full_cnt[tid_no] = cur_dvc_qng; #if ASC_QUEUE_FLOW_CONTROL if (boardp->device[tid_no] != NULL && boardp->device[tid_no]->queue_curr_depth > cur_dvc_qng) { boardp->device[tid_no]->queue_curr_depth = cur_dvc_qng; } #endif /* ASC_QUEUE_FLOW_CONTROL */ } } } AscWriteLramWord(iop_base, ASCV_HALTCODE_W, 0); return (0); } return (0); } STATIC uchar _AscCopyLramScsiDoneQ( PortAddr iop_base, ushort q_addr, REG ASC_QDONE_INFO * scsiq, ulong max_dma_count ) { ushort _val; uchar sg_queue_cnt; DvcGetQinfo(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_DONE_INFO_BEG), (ushort *) scsiq, (ushort) ((sizeof (ASC_SCSIQ_2) + sizeof (ASC_SCSIQ_3)) / 2)); _val = AscReadLramWord(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_B_STATUS)); scsiq->q_status = (uchar) _val; scsiq->q_no = (uchar) (_val >> 8); _val = AscReadLramWord(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_B_CNTL)); scsiq->cntl = (uchar) _val; sg_queue_cnt = (uchar) (_val >> 8); _val = AscReadLramWord(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_B_SENSE_LEN)); scsiq->sense_len = (uchar) _val; scsiq->extra_bytes = (uchar) (_val >> 8); scsiq->remain_bytes = AscReadLramWord(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_DW_REMAIN_XFER_CNT)); scsiq->remain_bytes &= max_dma_count; return (sg_queue_cnt); } STATIC int AscIsrQDone( REG ASC_DVC_VAR asc_ptr_type * asc_dvc ) { uchar next_qp; uchar n_q_used; uchar sg_list_qp; uchar sg_queue_cnt; uchar q_cnt; uchar done_q_tail; uchar tid_no; ASC_SCSI_BIT_ID_TYPE scsi_busy; ASC_SCSI_BIT_ID_TYPE target_id; PortAddr iop_base; ushort q_addr; ushort sg_q_addr; uchar cur_target_qng; ASC_QDONE_INFO scsiq_buf; REG ASC_QDONE_INFO *scsiq; int false_overrun; ASC_ISR_CALLBACK asc_isr_callback; iop_base = asc_dvc->iop_base; asc_isr_callback = (ASC_ISR_CALLBACK) asc_dvc->isr_callback; n_q_used = 1; scsiq = (ASC_QDONE_INFO *) & scsiq_buf; done_q_tail = (uchar) AscGetVarDoneQTail(iop_base); q_addr = ASC_QNO_TO_QADDR(done_q_tail); next_qp = AscReadLramByte(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_B_FWD)); if (next_qp != ASC_QLINK_END) { AscPutVarDoneQTail(iop_base, next_qp); q_addr = ASC_QNO_TO_QADDR(next_qp); sg_queue_cnt = _AscCopyLramScsiDoneQ(iop_base, q_addr, scsiq, asc_dvc->max_dma_count); AscWriteLramByte(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_B_STATUS), (uchar) (scsiq->q_status & (uchar) ~ (QS_READY | QS_ABORTED))); tid_no = ASC_TIX_TO_TID(scsiq->d2.target_ix); target_id = ASC_TIX_TO_TARGET_ID(scsiq->d2.target_ix); if ((scsiq->cntl & QC_SG_HEAD) != 0) { sg_q_addr = q_addr; sg_list_qp = next_qp; for (q_cnt = 0; q_cnt < sg_queue_cnt; q_cnt++) { sg_list_qp = AscReadLramByte(iop_base, (ushort) (sg_q_addr + (ushort) ASC_SCSIQ_B_FWD)); sg_q_addr = ASC_QNO_TO_QADDR(sg_list_qp); if (sg_list_qp == ASC_QLINK_END) { AscSetLibErrorCode(asc_dvc, ASCQ_ERR_SG_Q_LINKS); scsiq->d3.done_stat = QD_WITH_ERROR; scsiq->d3.host_stat = QHSTA_D_QDONE_SG_LIST_CORRUPTED; goto FATAL_ERR_QDONE; } AscWriteLramByte(iop_base, (ushort) (sg_q_addr + (ushort) ASC_SCSIQ_B_STATUS), QS_FREE); } n_q_used = sg_queue_cnt + 1; AscPutVarDoneQTail(iop_base, sg_list_qp); } if (asc_dvc->queue_full_or_busy & target_id) { cur_target_qng = AscReadLramByte(iop_base, (ushort) ((ushort) ASC_QADR_BEG + (ushort) scsiq->d2.target_ix)); if (cur_target_qng < asc_dvc->max_dvc_qng[tid_no]) { scsi_busy = AscReadLramByte(iop_base, (ushort) ASCV_SCSIBUSY_B); scsi_busy &= ~target_id; AscWriteLramByte(iop_base, (ushort) ASCV_SCSIBUSY_B, scsi_busy); asc_dvc->queue_full_or_busy &= ~target_id; } } if (asc_dvc->cur_total_qng >= n_q_used) { asc_dvc->cur_total_qng -= n_q_used; if (asc_dvc->cur_dvc_qng[tid_no] != 0) { asc_dvc->cur_dvc_qng[tid_no]--; } } else { AscSetLibErrorCode(asc_dvc, ASCQ_ERR_CUR_QNG); scsiq->d3.done_stat = QD_WITH_ERROR; goto FATAL_ERR_QDONE; } if ((scsiq->d2.srb_ptr == 0UL) || ((scsiq->q_status & QS_ABORTED) != 0)) { return (0x11); } else if (scsiq->q_status == QS_DONE) { false_overrun = FALSE; if (scsiq->extra_bytes != 0) { scsiq->remain_bytes += (ulong) scsiq->extra_bytes; } if (scsiq->d3.done_stat == QD_WITH_ERROR) { if (scsiq->d3.host_stat == QHSTA_M_DATA_OVER_RUN) { if ((scsiq->cntl & (QC_DATA_IN | QC_DATA_OUT)) == 0) { scsiq->d3.done_stat = QD_NO_ERROR; scsiq->d3.host_stat = QHSTA_NO_ERROR; } else if (false_overrun) { scsiq->d3.done_stat = QD_NO_ERROR; scsiq->d3.host_stat = QHSTA_NO_ERROR; } } else if (scsiq->d3.host_stat == QHSTA_M_HUNG_REQ_SCSI_BUS_RESET) { AscStopChip(iop_base); AscSetChipControl(iop_base, (uchar) (CC_SCSI_RESET | CC_HALT)); DvcDelayNanoSecond(asc_dvc, 60000); AscSetChipControl(iop_base, CC_HALT); AscSetChipStatus(iop_base, CIW_CLR_SCSI_RESET_INT); AscSetChipStatus(iop_base, 0); AscSetChipControl(iop_base, 0); } } if ((scsiq->cntl & QC_NO_CALLBACK) == 0) { (*asc_isr_callback) (asc_dvc, scsiq); } else { if ((AscReadLramByte(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_CDB_BEG)) == SCSICMD_StartStopUnit)) { asc_dvc->unit_not_ready &= ~target_id; if (scsiq->d3.done_stat != QD_NO_ERROR) { asc_dvc->start_motor &= ~target_id; } } } return (1); } else { AscSetLibErrorCode(asc_dvc, ASCQ_ERR_Q_STATUS); FATAL_ERR_QDONE: if ((scsiq->cntl & QC_NO_CALLBACK) == 0) { (*asc_isr_callback) (asc_dvc, scsiq); } return (0x80); } } return (0); } STATIC int AscISR( REG ASC_DVC_VAR asc_ptr_type * asc_dvc ) { ASC_CS_TYPE chipstat; PortAddr iop_base; ushort saved_ram_addr; uchar ctrl_reg; uchar saved_ctrl_reg; int int_pending; int status; uchar host_flag; iop_base = asc_dvc->iop_base; int_pending = FALSE; if (((asc_dvc->init_state & ASC_INIT_STATE_END_LOAD_MC) == 0) || (asc_dvc->isr_callback == 0) ) { return (ERR); } if (asc_dvc->in_critical_cnt != 0) { AscSetLibErrorCode(asc_dvc, ASCQ_ERR_ISR_ON_CRITICAL); return (ERR); } if (asc_dvc->is_in_int) { AscSetLibErrorCode(asc_dvc, ASCQ_ERR_ISR_RE_ENTRY); return (ERR); } asc_dvc->is_in_int = TRUE; ctrl_reg = AscGetChipControl(iop_base); saved_ctrl_reg = ctrl_reg & (~(CC_SCSI_RESET | CC_CHIP_RESET | CC_SINGLE_STEP | CC_DIAG | CC_TEST)); chipstat = AscGetChipStatus(iop_base); if (chipstat & CSW_SCSI_RESET_LATCH) { if (!(asc_dvc->bus_type & (ASC_IS_VL | ASC_IS_EISA))) { int_pending = TRUE; asc_dvc->sdtr_done = 0; saved_ctrl_reg &= (uchar) (~CC_HALT); while (AscGetChipStatus(iop_base) & CSW_SCSI_RESET_ACTIVE) ; AscSetChipControl(iop_base, (CC_CHIP_RESET | CC_HALT)); AscSetChipControl(iop_base, CC_HALT); AscSetChipStatus(iop_base, CIW_CLR_SCSI_RESET_INT); AscSetChipStatus(iop_base, 0); chipstat = AscGetChipStatus(iop_base); } } saved_ram_addr = AscGetChipLramAddr(iop_base); host_flag = AscReadLramByte(iop_base, ASCV_HOST_FLAG_B) & (uchar) (~ASC_HOST_FLAG_IN_ISR); AscWriteLramByte(iop_base, ASCV_HOST_FLAG_B, (uchar) (host_flag | (uchar) ASC_HOST_FLAG_IN_ISR)); if ((chipstat & CSW_INT_PENDING) || (int_pending) ) { AscAckInterrupt(iop_base); int_pending = TRUE; if ((chipstat & CSW_HALTED) && (ctrl_reg & CC_SINGLE_STEP)) { if (AscIsrChipHalted(asc_dvc) == ERR) { goto ISR_REPORT_QDONE_FATAL_ERROR; } else { saved_ctrl_reg &= (uchar) (~CC_HALT); } } else { ISR_REPORT_QDONE_FATAL_ERROR: if ((asc_dvc->dvc_cntl & ASC_CNTL_INT_MULTI_Q) != 0) { while (((status = AscIsrQDone(asc_dvc)) & 0x01) != 0) { } } else { do { if ((status = AscIsrQDone(asc_dvc)) == 1) { break; } } while (status == 0x11); } if ((status & 0x80) != 0) int_pending = ERR; } } AscWriteLramByte(iop_base, ASCV_HOST_FLAG_B, host_flag); AscSetChipLramAddr(iop_base, saved_ram_addr); AscSetChipControl(iop_base, saved_ctrl_reg); asc_dvc->is_in_int = FALSE; return (int_pending); } STATIC uchar _asc_mcode_buf[] ASC_INITDATA = { 0x01, 0x03, 0x01, 0x19, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0F, 0x0F, 0x0F, 0x0F, 0x0F, 0x0F, 0x0F, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x91, 0x10, 0x0A, 0x05, 0x01, 0x00, 0x00, 0x00, 0x00, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xFF, 0x80, 0xFF, 0xFF, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x23, 0x00, 0x24, 0x00, 0x00, 0x00, 0x07, 0x00, 0xFF, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xE2, 0x88, 0x00, 0x00, 0x00, 0x00, 0x80, 0x73, 0x48, 0x04, 0x36, 0x00, 0x00, 0xA2, 0xC2, 0x00, 0x80, 0x73, 0x03, 0x23, 0x36, 0x40, 0xB6, 0x00, 0x36, 0x00, 0x05, 0xD6, 0x0C, 0xD2, 0x12, 0xDA, 0x00, 0xA2, 0xC2, 0x00, 0x92, 0x80, 0x1E, 0x98, 0x50, 0x00, 0xF5, 0x00, 0x48, 0x98, 0xDF, 0x23, 0x36, 0x60, 0xB6, 0x00, 0x92, 0x80, 0x4F, 0x00, 0xF5, 0x00, 0x48, 0x98, 0xEF, 0x23, 0x36, 0x60, 0xB6, 0x00, 0x92, 0x80, 0x80, 0x62, 0x92, 0x80, 0x00, 0x46, 0x17, 0xEE, 0x13, 0xEA, 0x02, 0x01, 0x09, 0xD8, 0xCD, 0x04, 0x4D, 0x00, 0x00, 0xA3, 0xD6, 0x00, 0xA6, 0x97, 0x7F, 0x23, 0x04, 0x61, 0x84, 0x01, 0xE6, 0x84, 0xD2, 0xC1, 0x80, 0x73, 0xCD, 0x04, 0x4D, 0x00, 0x00, 0xA3, 0xE2, 0x01, 0xA6, 0x97, 0xCE, 0x81, 0x00, 0x33, 0x02, 0x00, 0xC0, 0x88, 0x80, 0x73, 0x80, 0x77, 0x00, 0x01, 0x01, 0xA1, 0x02, 0x01, 0x4F, 0x00, 0x84, 0x97, 0x07, 0xA6, 0x0C, 0x01, 0x00, 0x33, 0x03, 0x00, 0xC0, 0x88, 0x03, 0x03, 0x03, 0xDE, 0x00, 0x33, 0x05, 0x00, 0xC0, 0x88, 0xCE, 0x00, 0x69, 0x60, 0xCE, 0x00, 0x02, 0x03, 0x4A, 0x60, 0x00, 0xA2, 0x80, 0x01, 0x80, 0x63, 0x07, 0xA6, 0x2C, 0x01, 0x80, 0x81, 0x03, 0x03, 0x80, 0x63, 0xE2, 0x00, 0x07, 0xA6, 0x3C, 0x01, 0x00, 0x33, 0x04, 0x00, 0xC0, 0x88, 0x03, 0x07, 0x02, 0x01, 0x04, 0xCA, 0x0D, 0x23, 0x68, 0x98, 0x4D, 0x04, 0x04, 0x85, 0x05, 0xD8, 0x0D, 0x23, 0x68, 0x98, 0xCD, 0x04, 0x15, 0x23, 0xF6, 0x88, 0xFB, 0x23, 0x02, 0x61, 0x82, 0x01, 0x80, 0x63, 0x02, 0x03, 0x06, 0xA3, 0x6A, 0x01, 0x00, 0x33, 0x0A, 0x00, 0xC0, 0x88, 0x4E, 0x00, 0x07, 0xA3, 0x76, 0x01, 0x00, 0x33, 0x0B, 0x00, 0xC0, 0x88, 0xCD, 0x04, 0x36, 0x2D, 0x00, 0x33, 0x1A, 0x00, 0xC0, 0x88, 0x50, 0x04, 0x90, 0x81, 0x06, 0xAB, 0x8A, 0x01, 0x90, 0x81, 0x4E, 0x00, 0x07, 0xA3, 0x9A, 0x01, 0x50, 0x00, 0x00, 0xA3, 0x44, 0x01, 0x00, 0x05, 0x84, 0x81, 0x46, 0x97, 0x02, 0x01, 0x05, 0xC6, 0x04, 0x23, 0xA0, 0x01, 0x15, 0x23, 0xA1, 0x01, 0xC6, 0x81, 0xFD, 0x23, 0x02, 0x61, 0x82, 0x01, 0x0A, 0xDA, 0x4A, 0x00, 0x06, 0x61, 0x00, 0xA0, 0xBC, 0x01, 0x80, 0x63, 0xCD, 0x04, 0x36, 0x2D, 0x00, 0x33, 0x1B, 0x00, 0xC0, 0x88, 0x06, 0x23, 0x68, 0x98, 0xCD, 0x04, 0xE6, 0x84, 0x06, 0x01, 0x00, 0xA2, 0xDC, 0x01, 0x57, 0x60, 0x00, 0xA0, 0xE2, 0x01, 0xE6, 0x84, 0x80, 0x23, 0xA0, 0x01, 0xE6, 0x84, 0x80, 0x73, 0x4B, 0x00, 0x06, 0x61, 0x00, 0xA2, 0x08, 0x02, 0x04, 0x01, 0x0C, 0xDE, 0x02, 0x01, 0x03, 0xCC, 0x4F, 0x00, 0x84, 0x97, 0x04, 0x82, 0x08, 0x23, 0x02, 0x41, 0x82, 0x01, 0x4F, 0x00, 0x62, 0x97, 0x48, 0x04, 0x84, 0x80, 0xF0, 0x97, 0x00, 0x46, 0x56, 0x00, 0x03, 0xC0, 0x01, 0x23, 0xE8, 0x00, 0x81, 0x73, 0x06, 0x29, 0x03, 0x42, 0x06, 0xE2, 0x03, 0xEE, 0x67, 0xEB, 0x11, 0x23, 0xF6, 0x88, 0x04, 0x98, 0xF4, 0x80, 0x80, 0x73, 0x80, 0x77, 0x07, 0xA4, 0x32, 0x02, 0x7C, 0x95, 0x06, 0xA6, 0x3C, 0x02, 0x03, 0xA6, 0x4C, 0x04, 0xC0, 0x88, 0x04, 0x01, 0x03, 0xD8, 0xB2, 0x98, 0x6A, 0x96, 0x4E, 0x82, 0xFE, 0x95, 0x80, 0x67, 0x83, 0x03, 0x80, 0x63, 0xB6, 0x2D, 0x02, 0xA6, 0x78, 0x02, 0x07, 0xA6, 0x66, 0x02, 0x06, 0xA6, 0x6A, 0x02, 0x03, 0xA6, 0x6E, 0x02, 0x00, 0x33, 0x10, 0x00, 0xC0, 0x88, 0x7C, 0x95, 0x50, 0x82, 0x60, 0x96, 0x50, 0x82, 0x04, 0x23, 0xA0, 0x01, 0x14, 0x23, 0xA1, 0x01, 0x3C, 0x84, 0x04, 0x01, 0x0C, 0xDC, 0xE0, 0x23, 0x25, 0x61, 0xEF, 0x00, 0x14, 0x01, 0x4F, 0x04, 0xA8, 0x01, 0x6F, 0x00, 0xA5, 0x01, 0x03, 0x23, 0xA4, 0x01, 0x06, 0x23, 0x9C, 0x01, 0x24, 0x2B, 0x1C, 0x01, 0x02, 0xA6, 0xB6, 0x02, 0x07, 0xA6, 0x66, 0x02, 0x06, 0xA6, 0x6A, 0x02, 0x03, 0xA6, 0x20, 0x04, 0x01, 0xA6, 0xC0, 0x02, 0x00, 0xA6, 0xC0, 0x02, 0x00, 0x33, 0x12, 0x00, 0xC0, 0x88, 0x00, 0x0E, 0x80, 0x63, 0x00, 0x43, 0x00, 0xA0, 0x98, 0x02, 0x4D, 0x04, 0x04, 0x01, 0x0B, 0xDC, 0xE7, 0x23, 0x04, 0x61, 0x84, 0x01, 0x10, 0x31, 0x12, 0x35, 0x14, 0x01, 0xEC, 0x00, 0x6C, 0x38, 0x00, 0x3F, 0x00, 0x00, 0xF6, 0x82, 0x18, 0x23, 0x04, 0x61, 0x18, 0xA0, 0xEE, 0x02, 0x04, 0x01, 0x9C, 0xC8, 0x00, 0x33, 0x1F, 0x00, 0xC0, 0x88, 0x08, 0x31, 0x0A, 0x35, 0x0C, 0x39, 0x0E, 0x3D, 0x7E, 0x98, 0xB6, 0x2D, 0x01, 0xA6, 0x20, 0x03, 0x00, 0xA6, 0x20, 0x03, 0x07, 0xA6, 0x18, 0x03, 0x06, 0xA6, 0x1C, 0x03, 0x03, 0xA6, 0x20, 0x04, 0x02, 0xA6, 0x78, 0x02, 0x00, 0x33, 0x33, 0x00, 0xC0, 0x88, 0x7C, 0x95, 0xFA, 0x82, 0x60, 0x96, 0xFA, 0x82, 0x82, 0x98, 0x80, 0x42, 0x7E, 0x98, 0x60, 0xE4, 0x04, 0x01, 0x29, 0xC8, 0x31, 0x05, 0x07, 0x01, 0x00, 0xA2, 0x60, 0x03, 0x00, 0x43, 0x87, 0x01, 0x05, 0x05, 0x86, 0x98, 0x7E, 0x98, 0x00, 0xA6, 0x22, 0x03, 0x07, 0xA6, 0x58, 0x03, 0x03, 0xA6, 0x3C, 0x04, 0x06, 0xA6, 0x5C, 0x03, 0x01, 0xA6, 0x22, 0x03, 0x00, 0x33, 0x25, 0x00, 0xC0, 0x88, 0x7C, 0x95, 0x3E, 0x83, 0x60, 0x96, 0x3E, 0x83, 0x04, 0x01, 0x0C, 0xCE, 0x03, 0xC8, 0x00, 0x33, 0x42, 0x00, 0xC0, 0x88, 0x00, 0x01, 0x05, 0x05, 0xFF, 0xA2, 0x7E, 0x03, 0xB1, 0x01, 0x08, 0x23, 0xB2, 0x01, 0x3A, 0x83, 0x05, 0x05, 0x15, 0x01, 0x00, 0xA2, 0x9E, 0x03, 0xEC, 0x00, 0x6E, 0x00, 0x95, 0x01, 0x6C, 0x38, 0x00, 0x3F, 0x00, 0x00, 0x01, 0xA6, 0x9A, 0x03, 0x00, 0xA6, 0x9A, 0x03, 0x12, 0x84, 0x80, 0x42, 0x7E, 0x98, 0x01, 0xA6, 0xA8, 0x03, 0x00, 0xA6, 0xC0, 0x03, 0x12, 0x84, 0xA6, 0x98, 0x80, 0x42, 0x01, 0xA6, 0xA8, 0x03, 0x07, 0xA6, 0xB6, 0x03, 0xD8, 0x83, 0x7C, 0x95, 0xAC, 0x83, 0x00, 0x33, 0x2F, 0x00, 0xC0, 0x88, 0xA6, 0x98, 0x80, 0x42, 0x00, 0xA6, 0xC0, 0x03, 0x07, 0xA6, 0xCE, 0x03, 0xD8, 0x83, 0x7C, 0x95, 0xC4, 0x83, 0x00, 0x33, 0x26, 0x00, 0xC0, 0x88, 0x38, 0x2B, 0x80, 0x32, 0x80, 0x36, 0x04, 0x23, 0xA0, 0x01, 0x12, 0x23, 0xA1, 0x01, 0x12, 0x84, 0x06, 0xF0, 0x06, 0xA4, 0xF6, 0x03, 0x80, 0x6B, 0x05, 0x23, 0x83, 0x03, 0x80, 0x63, 0x03, 0xA6, 0x10, 0x04, 0x07, 0xA6, 0x08, 0x04, 0x06, 0xA6, 0x0C, 0x04, 0x00, 0x33, 0x17, 0x00, 0xC0, 0x88, 0x7C, 0x95, 0xF6, 0x83, 0x60, 0x96, 0xF6, 0x83, 0x20, 0x84, 0x06, 0xF0, 0x06, 0xA4, 0x20, 0x04, 0x80, 0x6B, 0x05, 0x23, 0x83, 0x03, 0x80, 0x63, 0xB6, 0x2D, 0x03, 0xA6, 0x3C, 0x04, 0x07, 0xA6, 0x34, 0x04, 0x06, 0xA6, 0x38, 0x04, 0x00, 0x33, 0x30, 0x00, 0xC0, 0x88, 0x7C, 0x95, 0x20, 0x84, 0x60, 0x96, 0x20, 0x84, 0x1D, 0x01, 0x06, 0xCC, 0x00, 0x33, 0x00, 0x84, 0xC0, 0x20, 0x00, 0x23, 0xEA, 0x00, 0x81, 0x62, 0xA2, 0x0D, 0x80, 0x63, 0x07, 0xA6, 0x5A, 0x04, 0x00, 0x33, 0x18, 0x00, 0xC0, 0x88, 0x03, 0x03, 0x80, 0x63, 0xA3, 0x01, 0x07, 0xA4, 0x64, 0x04, 0x23, 0x01, 0x00, 0xA2, 0x86, 0x04, 0x0A, 0xA0, 0x76, 0x04, 0xE0, 0x00, 0x00, 0x33, 0x1D, 0x00, 0xC0, 0x88, 0x0B, 0xA0, 0x82, 0x04, 0xE0, 0x00, 0x00, 0x33, 0x1E, 0x00, 0xC0, 0x88, 0x42, 0x23, 0xF6, 0x88, 0x00, 0x23, 0x22, 0xA3, 0xE6, 0x04, 0x08, 0x23, 0x22, 0xA3, 0xA2, 0x04, 0x28, 0x23, 0x22, 0xA3, 0xAE, 0x04, 0x02, 0x23, 0x22, 0xA3, 0xC4, 0x04, 0x42, 0x23, 0xF6, 0x88, 0x4A, 0x00, 0x06, 0x61, 0x00, 0xA0, 0xAE, 0x04, 0x45, 0x23, 0xF6, 0x88, 0x04, 0x98, 0x00, 0xA2, 0xC0, 0x04, 0xB2, 0x98, 0x00, 0x33, 0x00, 0x82, 0xC0, 0x20, 0x81, 0x62, 0xF0, 0x81, 0x47, 0x23, 0xF6, 0x88, 0x04, 0x01, 0x0B, 0xDE, 0x04, 0x98, 0xB2, 0x98, 0x00, 0x33, 0x00, 0x81, 0xC0, 0x20, 0x81, 0x62, 0x14, 0x01, 0x00, 0xA0, 0x08, 0x02, 0x43, 0x23, 0xF6, 0x88, 0x04, 0x23, 0xA0, 0x01, 0x44, 0x23, 0xA1, 0x01, 0x80, 0x73, 0x4D, 0x00, 0x03, 0xA3, 0xF4, 0x04, 0x00, 0x33, 0x27, 0x00, 0xC0, 0x88, 0x04, 0x01, 0x04, 0xDC, 0x02, 0x23, 0xA2, 0x01, 0x04, 0x23, 0xA0, 0x01, 0x04, 0x98, 0x26, 0x95, 0x4B, 0x00, 0xF6, 0x00, 0x4F, 0x04, 0x4F, 0x00, 0x00, 0xA3, 0x22, 0x05, 0x00, 0x05, 0x76, 0x00, 0x06, 0x61, 0x00, 0xA2, 0x1C, 0x05, 0x0A, 0x85, 0x46, 0x97, 0xCD, 0x04, 0x24, 0x85, 0x48, 0x04, 0x84, 0x80, 0x02, 0x01, 0x03, 0xDA, 0x80, 0x23, 0x82, 0x01, 0x34, 0x85, 0x02, 0x23, 0xA0, 0x01, 0x4A, 0x00, 0x06, 0x61, 0x00, 0xA2, 0x40, 0x05, 0x1D, 0x01, 0x04, 0xD6, 0xFF, 0x23, 0x86, 0x41, 0x4B, 0x60, 0xCB, 0x00, 0xFF, 0x23, 0x80, 0x01, 0x49, 0x00, 0x81, 0x01, 0x04, 0x01, 0x02, 0xC8, 0x30, 0x01, 0x80, 0x01, 0xF7, 0x04, 0x03, 0x01, 0x49, 0x04, 0x80, 0x01, 0xC9, 0x00, 0x00, 0x05, 0x00, 0x01, 0xFF, 0xA0, 0x60, 0x05, 0x77, 0x04, 0x01, 0x23, 0xEA, 0x00, 0x5D, 0x00, 0xFE, 0xC7, 0x00, 0x62, 0x00, 0x23, 0xEA, 0x00, 0x00, 0x63, 0x07, 0xA4, 0xF8, 0x05, 0x03, 0x03, 0x02, 0xA0, 0x8E, 0x05, 0xF4, 0x85, 0x00, 0x33, 0x2D, 0x00, 0xC0, 0x88, 0x04, 0xA0, 0xB8, 0x05, 0x80, 0x63, 0x00, 0x23, 0xDF, 0x00, 0x4A, 0x00, 0x06, 0x61, 0x00, 0xA2, 0xA4, 0x05, 0x1D, 0x01, 0x06, 0xD6, 0x02, 0x23, 0x02, 0x41, 0x82, 0x01, 0x50, 0x00, 0x62, 0x97, 0x04, 0x85, 0x04, 0x23, 0x02, 0x41, 0x82, 0x01, 0x04, 0x85, 0x08, 0xA0, 0xBE, 0x05, 0xF4, 0x85, 0x03, 0xA0, 0xC4, 0x05, 0xF4, 0x85, 0x01, 0xA0, 0xCE, 0x05, 0x88, 0x00, 0x80, 0x63, 0xCC, 0x86, 0x07, 0xA0, 0xEE, 0x05, 0x5F, 0x00, 0x00, 0x2B, 0xDF, 0x08, 0x00, 0xA2, 0xE6, 0x05, 0x80, 0x67, 0x80, 0x63, 0x01, 0xA2, 0x7A, 0x06, 0x7C, 0x85, 0x06, 0x23, 0x68, 0x98, 0x48, 0x23, 0xF6, 0x88, 0x07, 0x23, 0x80, 0x00, 0x06, 0x87, 0x80, 0x63, 0x7C, 0x85, 0x00, 0x23, 0xDF, 0x00, 0x00, 0x63, 0x4A, 0x00, 0x06, 0x61, 0x00, 0xA2, 0x36, 0x06, 0x1D, 0x01, 0x16, 0xD4, 0xC0, 0x23, 0x07, 0x41, 0x83, 0x03, 0x80, 0x63, 0x06, 0xA6, 0x1C, 0x06, 0x00, 0x33, 0x37, 0x00, 0xC0, 0x88, 0x1D, 0x01, 0x01, 0xD6, 0x20, 0x23, 0x63, 0x60, 0x83, 0x03, 0x80, 0x63, 0x02, 0x23, 0xDF, 0x00, 0x07, 0xA6, 0x7C, 0x05, 0xEF, 0x04, 0x6F, 0x00, 0x00, 0x63, 0x4B, 0x00, 0x06, 0x41, 0xCB, 0x00, 0x52, 0x00, 0x06, 0x61, 0x00, 0xA2, 0x4E, 0x06, 0x1D, 0x01, 0x03, 0xCA, 0xC0, 0x23, 0x07, 0x41, 0x00, 0x63, 0x1D, 0x01, 0x04, 0xCC, 0x00, 0x33, 0x00, 0x83, 0xC0, 0x20, 0x81, 0x62, 0x80, 0x23, 0x07, 0x41, 0x00, 0x63, 0x80, 0x67, 0x08, 0x23, 0x83, 0x03, 0x80, 0x63, 0x00, 0x63, 0x01, 0x23, 0xDF, 0x00, 0x06, 0xA6, 0x84, 0x06, 0x07, 0xA6, 0x7C, 0x05, 0x80, 0x67, 0x80, 0x63, 0x00, 0x33, 0x00, 0x40, 0xC0, 0x20, 0x81, 0x62, 0x00, 0x63, 0x00, 0x00, 0xFE, 0x95, 0x83, 0x03, 0x80, 0x63, 0x06, 0xA6, 0x94, 0x06, 0x07, 0xA6, 0x7C, 0x05, 0x00, 0x00, 0x01, 0xA0, 0x14, 0x07, 0x00, 0x2B, 0x40, 0x0E, 0x80, 0x63, 0x01, 0x00, 0x06, 0xA6, 0xAA, 0x06, 0x07, 0xA6, 0x7C, 0x05, 0x40, 0x0E, 0x80, 0x63, 0x00, 0x43, 0x00, 0xA0, 0xA2, 0x06, 0x06, 0xA6, 0xBC, 0x06, 0x07, 0xA6, 0x7C, 0x05, 0x80, 0x67, 0x40, 0x0E, 0x80, 0x63, 0x07, 0xA6, 0x7C, 0x05, 0x00, 0x23, 0xDF, 0x00, 0x00, 0x63, 0x07, 0xA6, 0xD6, 0x06, 0x00, 0x33, 0x2A, 0x00, 0xC0, 0x88, 0x03, 0x03, 0x80, 0x63, 0x89, 0x00, 0x0A, 0x2B, 0x07, 0xA6, 0xE8, 0x06, 0x00, 0x33, 0x29, 0x00, 0xC0, 0x88, 0x00, 0x43, 0x00, 0xA2, 0xF4, 0x06, 0xC0, 0x0E, 0x80, 0x63, 0xDE, 0x86, 0xC0, 0x0E, 0x00, 0x33, 0x00, 0x80, 0xC0, 0x20, 0x81, 0x62, 0x04, 0x01, 0x02, 0xDA, 0x80, 0x63, 0x7C, 0x85, 0x80, 0x7B, 0x80, 0x63, 0x06, 0xA6, 0x8C, 0x06, 0x00, 0x33, 0x2C, 0x00, 0xC0, 0x88, 0x0C, 0xA2, 0x2E, 0x07, 0xFE, 0x95, 0x83, 0x03, 0x80, 0x63, 0x06, 0xA6, 0x2C, 0x07, 0x07, 0xA6, 0x7C, 0x05, 0x00, 0x33, 0x3D, 0x00, 0xC0, 0x88, 0x00, 0x00, 0x80, 0x67, 0x83, 0x03, 0x80, 0x63, 0x0C, 0xA0, 0x44, 0x07, 0x07, 0xA6, 0x7C, 0x05, 0xBF, 0x23, 0x04, 0x61, 0x84, 0x01, 0xE6, 0x84, 0x00, 0x63, 0xF0, 0x04, 0x01, 0x01, 0xF1, 0x00, 0x00, 0x01, 0xF2, 0x00, 0x01, 0x05, 0x80, 0x01, 0x72, 0x04, 0x71, 0x00, 0x81, 0x01, 0x70, 0x04, 0x80, 0x05, 0x81, 0x05, 0x00, 0x63, 0xF0, 0x04, 0xF2, 0x00, 0x72, 0x04, 0x01, 0x01, 0xF1, 0x00, 0x70, 0x00, 0x81, 0x01, 0x70, 0x04, 0x71, 0x00, 0x81, 0x01, 0x72, 0x00, 0x80, 0x01, 0x71, 0x04, 0x70, 0x00, 0x80, 0x01, 0x70, 0x04, 0x00, 0x63, 0xF0, 0x04, 0xF2, 0x00, 0x72, 0x04, 0x00, 0x01, 0xF1, 0x00, 0x70, 0x00, 0x80, 0x01, 0x70, 0x04, 0x71, 0x00, 0x80, 0x01, 0x72, 0x00, 0x81, 0x01, 0x71, 0x04, 0x70, 0x00, 0x81, 0x01, 0x70, 0x04, 0x00, 0x63, 0x00, 0x23, 0xB3, 0x01, 0x83, 0x05, 0xA3, 0x01, 0xA2, 0x01, 0xA1, 0x01, 0x01, 0x23, 0xA0, 0x01, 0x00, 0x01, 0xC8, 0x00, 0x03, 0xA1, 0xC4, 0x07, 0x00, 0x33, 0x07, 0x00, 0xC0, 0x88, 0x80, 0x05, 0x81, 0x05, 0x04, 0x01, 0x11, 0xC8, 0x48, 0x00, 0xB0, 0x01, 0xB1, 0x01, 0x08, 0x23, 0xB2, 0x01, 0x05, 0x01, 0x48, 0x04, 0x00, 0x43, 0x00, 0xA2, 0xE4, 0x07, 0x00, 0x05, 0xDA, 0x87, 0x00, 0x01, 0xC8, 0x00, 0xFF, 0x23, 0x80, 0x01, 0x05, 0x05, 0x00, 0x63, 0xF7, 0x04, 0x1A, 0x09, 0xF6, 0x08, 0x6E, 0x04, 0x00, 0x02, 0x80, 0x43, 0x76, 0x08, 0x80, 0x02, 0x77, 0x04, 0x00, 0x63, 0xF7, 0x04, 0x1A, 0x09, 0xF6, 0x08, 0x6E, 0x04, 0x00, 0x02, 0x00, 0xA0, 0x14, 0x08, 0x16, 0x88, 0x00, 0x43, 0x76, 0x08, 0x80, 0x02, 0x77, 0x04, 0x00, 0x63, 0xF3, 0x04, 0x00, 0x23, 0xF4, 0x00, 0x74, 0x00, 0x80, 0x43, 0xF4, 0x00, 0xCF, 0x40, 0x00, 0xA2, 0x44, 0x08, 0x74, 0x04, 0x02, 0x01, 0xF7, 0xC9, 0xF6, 0xD9, 0x00, 0x01, 0x01, 0xA1, 0x24, 0x08, 0x04, 0x98, 0x26, 0x95, 0x24, 0x88, 0x73, 0x04, 0x00, 0x63, 0xF3, 0x04, 0x75, 0x04, 0x5A, 0x88, 0x02, 0x01, 0x04, 0xD8, 0x46, 0x97, 0x04, 0x98, 0x26, 0x95, 0x4A, 0x88, 0x75, 0x00, 0x00, 0xA3, 0x64, 0x08, 0x00, 0x05, 0x4E, 0x88, 0x73, 0x04, 0x00, 0x63, 0x80, 0x7B, 0x80, 0x63, 0x06, 0xA6, 0x76, 0x08, 0x00, 0x33, 0x3E, 0x00, 0xC0, 0x88, 0x80, 0x67, 0x83, 0x03, 0x80, 0x63, 0x00, 0x63, 0x38, 0x2B, 0x9C, 0x88, 0x38, 0x2B, 0x92, 0x88, 0x32, 0x09, 0x31, 0x05, 0x92, 0x98, 0x05, 0x05, 0xB2, 0x09, 0x00, 0x63, 0x00, 0x32, 0x00, 0x36, 0x00, 0x3A, 0x00, 0x3E, 0x00, 0x63, 0x80, 0x32, 0x80, 0x36, 0x80, 0x3A, 0x80, 0x3E, 0x00, 0x63, 0x38, 0x2B, 0x40, 0x32, 0x40, 0x36, 0x40, 0x3A, 0x40, 0x3E, 0x00, 0x63, 0x5A, 0x20, 0xC9, 0x40, 0x00, 0xA0, 0xB2, 0x08, 0x5D, 0x00, 0xFE, 0xC3, 0x00, 0x63, 0x80, 0x73, 0xE6, 0x20, 0x02, 0x23, 0xE8, 0x00, 0x82, 0x73, 0xFF, 0xFD, 0x80, 0x73, 0x13, 0x23, 0xF6, 0x88, 0x66, 0x20, 0xC0, 0x20, 0x04, 0x23, 0xA0, 0x01, 0xA1, 0x23, 0xA1, 0x01, 0x81, 0x62, 0xE0, 0x88, 0x80, 0x73, 0x80, 0x77, 0x68, 0x00, 0x00, 0xA2, 0x80, 0x00, 0x03, 0xC2, 0xF1, 0xC7, 0x41, 0x23, 0xF6, 0x88, 0x11, 0x23, 0xA1, 0x01, 0x04, 0x23, 0xA0, 0x01, 0xE6, 0x84, }; STATIC ushort _asc_mcode_size ASC_INITDATA = sizeof(_asc_mcode_buf); STATIC ulong _asc_mcode_chksum ASC_INITDATA = 0x012B5442UL; #define ASC_SYN_OFFSET_ONE_DISABLE_LIST 16 STATIC uchar _syn_offset_one_disable_cmd[ASC_SYN_OFFSET_ONE_DISABLE_LIST] = { SCSICMD_Inquiry, SCSICMD_RequestSense, SCSICMD_ReadCapacity, SCSICMD_ReadTOC, SCSICMD_ModeSelect6, SCSICMD_ModeSense6, SCSICMD_ModeSelect10, SCSICMD_ModeSense10, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF }; STATIC int AscExeScsiQueue( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, REG ASC_SCSI_Q * scsiq ) { PortAddr iop_base; int last_int_level; int sta; int n_q_required; int disable_syn_offset_one_fix; int i; ulong addr; ASC_EXE_CALLBACK asc_exe_callback; ushort sg_entry_cnt = 0; ushort sg_entry_cnt_minus_one = 0; uchar target_ix; uchar tid_no; uchar sdtr_data; uchar extra_bytes; uchar scsi_cmd; uchar disable_cmd; ASC_SG_HEAD *sg_head; ulong data_cnt; iop_base = asc_dvc->iop_base; sg_head = scsiq->sg_head; asc_exe_callback = (ASC_EXE_CALLBACK) asc_dvc->exe_callback; if (asc_dvc->err_code != 0) return (ERR); if (scsiq == (ASC_SCSI_Q *) 0L) { AscSetLibErrorCode(asc_dvc, ASCQ_ERR_SCSIQ_NULL_PTR); return (ERR); } scsiq->q1.q_no = 0; if ((scsiq->q2.tag_code & ASC_TAG_FLAG_EXTRA_BYTES) == 0) { scsiq->q1.extra_bytes = 0; } sta = 0; target_ix = scsiq->q2.target_ix; tid_no = ASC_TIX_TO_TID(target_ix); n_q_required = 1; if (scsiq->cdbptr[0] == SCSICMD_RequestSense) { if ((asc_dvc->init_sdtr & scsiq->q1.target_id) != 0) { asc_dvc->sdtr_done &= ~scsiq->q1.target_id ; sdtr_data = AscGetMCodeInitSDTRAtID(iop_base, tid_no); AscMsgOutSDTR(asc_dvc, asc_dvc->sdtr_period_tbl[(sdtr_data >> 4) & (uchar) (asc_dvc->max_sdtr_index - 1)], (uchar) (sdtr_data & (uchar) ASC_SYN_MAX_OFFSET)); scsiq->q1.cntl |= (QC_MSG_OUT | QC_URGENT); } } last_int_level = DvcEnterCritical(); if (asc_dvc->in_critical_cnt != 0) { DvcLeaveCritical(last_int_level); AscSetLibErrorCode(asc_dvc, ASCQ_ERR_CRITICAL_RE_ENTRY); return (ERR); } asc_dvc->in_critical_cnt++; if ((scsiq->q1.cntl & QC_SG_HEAD) != 0) { if ((sg_entry_cnt = sg_head->entry_cnt) == 0) { asc_dvc->in_critical_cnt--; DvcLeaveCritical(last_int_level); return (ERR); } if (sg_entry_cnt > ASC_MAX_SG_LIST) { return (ERR); } if (sg_entry_cnt == 1) { scsiq->q1.data_addr = sg_head->sg_list[0].addr; scsiq->q1.data_cnt = sg_head->sg_list[0].bytes; scsiq->q1.cntl &= ~(QC_SG_HEAD | QC_SG_SWAP_QUEUE); } sg_entry_cnt_minus_one = sg_entry_cnt - 1; } scsi_cmd = scsiq->cdbptr[0]; disable_syn_offset_one_fix = FALSE; if ((asc_dvc->pci_fix_asyn_xfer & scsiq->q1.target_id) && !(asc_dvc->pci_fix_asyn_xfer_always & scsiq->q1.target_id)) { if (scsiq->q1.cntl & QC_SG_HEAD) { data_cnt = 0; for (i = 0; i < sg_entry_cnt; i++) { data_cnt += sg_head->sg_list[i].bytes; } } else { data_cnt = scsiq->q1.data_cnt; } if (data_cnt != 0UL) { if (data_cnt < 512UL) { disable_syn_offset_one_fix = TRUE; } else { for (i = 0; i < ASC_SYN_OFFSET_ONE_DISABLE_LIST; i++) { disable_cmd = _syn_offset_one_disable_cmd[i]; if (disable_cmd == 0xFF) { break; } if (scsi_cmd == disable_cmd) { disable_syn_offset_one_fix = TRUE; break; } } } } } if (disable_syn_offset_one_fix) { scsiq->q2.tag_code &= ~M2_QTAG_MSG_SIMPLE; scsiq->q2.tag_code |= (ASC_TAG_FLAG_DISABLE_ASYN_USE_SYN_FIX | ASC_TAG_FLAG_DISABLE_DISCONNECT); } else { scsiq->q2.tag_code &= 0x23; } if ((scsiq->q1.cntl & QC_SG_HEAD) != 0) { if (asc_dvc->bug_fix_cntl) { if (asc_dvc->bug_fix_cntl & ASC_BUG_FIX_IF_NOT_DWB) { if ((scsi_cmd == SCSICMD_Read6) || (scsi_cmd == SCSICMD_Read10)) { addr = sg_head->sg_list[sg_entry_cnt_minus_one].addr + sg_head->sg_list[sg_entry_cnt_minus_one].bytes; extra_bytes = (uchar) ((ushort) addr & 0x0003); if ((extra_bytes != 0) && ((scsiq->q2.tag_code & ASC_TAG_FLAG_EXTRA_BYTES) == 0)) { scsiq->q2.tag_code |= ASC_TAG_FLAG_EXTRA_BYTES; scsiq->q1.extra_bytes = extra_bytes; sg_head->sg_list[sg_entry_cnt_minus_one].bytes -= (ulong) extra_bytes; } } } } sg_head->entry_to_copy = sg_head->entry_cnt; n_q_required = AscSgListToQueue(sg_entry_cnt); if ((AscGetNumOfFreeQueue(asc_dvc, target_ix, n_q_required) >= (uint) n_q_required) || ((scsiq->q1.cntl & QC_URGENT) != 0)) { if ((sta = AscSendScsiQueue(asc_dvc, scsiq, n_q_required)) == 1) { asc_dvc->in_critical_cnt--; if (asc_exe_callback != 0) { (*asc_exe_callback) (asc_dvc, scsiq); } DvcLeaveCritical(last_int_level); return (sta); } } } else { if (asc_dvc->bug_fix_cntl) { if (asc_dvc->bug_fix_cntl & ASC_BUG_FIX_IF_NOT_DWB) { if ((scsi_cmd == SCSICMD_Read6) || (scsi_cmd == SCSICMD_Read10)) { addr = scsiq->q1.data_addr + scsiq->q1.data_cnt; extra_bytes = (uchar) ((ushort) addr & 0x0003); if ((extra_bytes != 0) && ((scsiq->q2.tag_code & ASC_TAG_FLAG_EXTRA_BYTES) == 0)) { if (((ushort) scsiq->q1.data_cnt & 0x01FF) == 0) { scsiq->q2.tag_code |= ASC_TAG_FLAG_EXTRA_BYTES; scsiq->q1.data_cnt -= (ulong) extra_bytes; scsiq->q1.extra_bytes = extra_bytes; } } } } } n_q_required = 1; if ((AscGetNumOfFreeQueue(asc_dvc, target_ix, 1) >= 1) || ((scsiq->q1.cntl & QC_URGENT) != 0)) { if ((sta = AscSendScsiQueue(asc_dvc, scsiq, n_q_required)) == 1) { asc_dvc->in_critical_cnt--; if (asc_exe_callback != 0) { (*asc_exe_callback) (asc_dvc, scsiq); } DvcLeaveCritical(last_int_level); return (sta); } } } asc_dvc->in_critical_cnt--; DvcLeaveCritical(last_int_level); return (sta); } STATIC int AscSendScsiQueue( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, REG ASC_SCSI_Q * scsiq, uchar n_q_required ) { PortAddr iop_base; uchar free_q_head; uchar next_qp; uchar tid_no; uchar target_ix; int sta; iop_base = asc_dvc->iop_base; target_ix = scsiq->q2.target_ix; tid_no = ASC_TIX_TO_TID(target_ix); sta = 0; free_q_head = (uchar) AscGetVarFreeQHead(iop_base); if (n_q_required > 1) { if ((next_qp = AscAllocMultipleFreeQueue(iop_base, free_q_head, (uchar) (n_q_required))) != (uchar) ASC_QLINK_END) { asc_dvc->last_q_shortage = 0; scsiq->sg_head->queue_cnt = n_q_required - 1; scsiq->q1.q_no = free_q_head; if ((sta = AscPutReadySgListQueue(asc_dvc, scsiq, free_q_head)) == 1) { AscPutVarFreeQHead(iop_base, next_qp); asc_dvc->cur_total_qng += (uchar) (n_q_required); asc_dvc->cur_dvc_qng[tid_no]++; } return (sta); } } else if (n_q_required == 1) { if ((next_qp = AscAllocFreeQueue(iop_base, free_q_head)) != ASC_QLINK_END) { scsiq->q1.q_no = free_q_head; if ((sta = AscPutReadyQueue(asc_dvc, scsiq, free_q_head)) == 1) { AscPutVarFreeQHead(iop_base, next_qp); asc_dvc->cur_total_qng++; asc_dvc->cur_dvc_qng[tid_no]++; } return (sta); } } return (sta); } STATIC int AscSgListToQueue( int sg_list ) { int n_sg_list_qs; n_sg_list_qs = ((sg_list - 1) / ASC_SG_LIST_PER_Q); if (((sg_list - 1) % ASC_SG_LIST_PER_Q) != 0) n_sg_list_qs++; return (n_sg_list_qs + 1); } STATIC uint AscGetNumOfFreeQueue( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, uchar target_ix, uchar n_qs ) { uint cur_used_qs; uint cur_free_qs; ASC_SCSI_BIT_ID_TYPE target_id; uchar tid_no; target_id = ASC_TIX_TO_TARGET_ID(target_ix); tid_no = ASC_TIX_TO_TID(target_ix); if ((asc_dvc->unit_not_ready & target_id) || (asc_dvc->queue_full_or_busy & target_id)) { return (0); } if (n_qs == 1) { cur_used_qs = (uint) asc_dvc->cur_total_qng + (uint) asc_dvc->last_q_shortage + (uint) ASC_MIN_FREE_Q; } else { cur_used_qs = (uint) asc_dvc->cur_total_qng + (uint) ASC_MIN_FREE_Q; } if ((uint) (cur_used_qs + n_qs) <= (uint) asc_dvc->max_total_qng) { cur_free_qs = (uint) asc_dvc->max_total_qng - cur_used_qs; if (asc_dvc->cur_dvc_qng[tid_no] >= asc_dvc->max_dvc_qng[tid_no]) { return (0); } return (cur_free_qs); } if (n_qs > 1) { if ((n_qs > asc_dvc->last_q_shortage) && (n_qs <= (asc_dvc->max_total_qng - ASC_MIN_FREE_Q))) { asc_dvc->last_q_shortage = n_qs; } } return (0); } STATIC int AscPutReadyQueue( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, REG ASC_SCSI_Q * scsiq, uchar q_no ) { ushort q_addr; uchar tid_no; uchar sdtr_data; uchar syn_period_ix; uchar syn_offset; PortAddr iop_base; iop_base = asc_dvc->iop_base; if (((asc_dvc->init_sdtr & scsiq->q1.target_id) != 0) && ((asc_dvc->sdtr_done & scsiq->q1.target_id) == 0)) { tid_no = ASC_TIX_TO_TID(scsiq->q2.target_ix); sdtr_data = AscGetMCodeInitSDTRAtID(iop_base, tid_no); syn_period_ix = (sdtr_data >> 4) & (asc_dvc->max_sdtr_index - 1); syn_offset = sdtr_data & ASC_SYN_MAX_OFFSET; AscMsgOutSDTR(asc_dvc, asc_dvc->sdtr_period_tbl[syn_period_ix], syn_offset); scsiq->q1.cntl |= QC_MSG_OUT; } q_addr = ASC_QNO_TO_QADDR(q_no); if ((scsiq->q1.target_id & asc_dvc->use_tagged_qng) == 0) { scsiq->q2.tag_code &= ~M2_QTAG_MSG_SIMPLE; } scsiq->q1.status = QS_FREE; AscMemWordCopyToLram(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_CDB_BEG), (ushort *) scsiq->cdbptr, (ushort) ((ushort) scsiq->q2.cdb_len >> 1)); DvcPutScsiQ(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_CPY_BEG), (ushort *) & scsiq->q1.cntl, (ushort) ((((sizeof (ASC_SCSIQ_1) + sizeof (ASC_SCSIQ_2)) / 2) - 1))); AscWriteLramWord(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_B_STATUS), (ushort) (((ushort) scsiq->q1.q_no << 8) | (ushort) QS_READY)); return (1); } STATIC int AscPutReadySgListQueue( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, REG ASC_SCSI_Q * scsiq, uchar q_no ) { int sta; int i; ASC_SG_HEAD *sg_head; ASC_SG_LIST_Q scsi_sg_q; ulong saved_data_addr; ulong saved_data_cnt; PortAddr iop_base; ushort sg_list_dwords; ushort sg_index; ushort sg_entry_cnt; ushort q_addr; uchar next_qp; iop_base = asc_dvc->iop_base; sg_head = scsiq->sg_head; saved_data_addr = scsiq->q1.data_addr; saved_data_cnt = scsiq->q1.data_cnt; scsiq->q1.data_addr = sg_head->sg_list[0].addr; scsiq->q1.data_cnt = sg_head->sg_list[0].bytes; sg_entry_cnt = sg_head->entry_cnt - 1; if (sg_entry_cnt != 0) { scsiq->q1.cntl |= QC_SG_HEAD; q_addr = ASC_QNO_TO_QADDR(q_no); sg_index = 1; scsiq->q1.sg_queue_cnt = sg_head->queue_cnt; scsi_sg_q.sg_head_qp = q_no; scsi_sg_q.cntl = QCSG_SG_XFER_LIST; for (i = 0; i < sg_head->queue_cnt; i++) { scsi_sg_q.seq_no = i + 1; if (sg_entry_cnt > ASC_SG_LIST_PER_Q) { sg_list_dwords = (uchar) (ASC_SG_LIST_PER_Q * 2); sg_entry_cnt -= ASC_SG_LIST_PER_Q; if (i == 0) { scsi_sg_q.sg_list_cnt = ASC_SG_LIST_PER_Q; scsi_sg_q.sg_cur_list_cnt = ASC_SG_LIST_PER_Q; } else { scsi_sg_q.sg_list_cnt = ASC_SG_LIST_PER_Q - 1; scsi_sg_q.sg_cur_list_cnt = ASC_SG_LIST_PER_Q - 1; } } else { scsi_sg_q.cntl |= QCSG_SG_XFER_END; sg_list_dwords = sg_entry_cnt << 1; if (i == 0) { scsi_sg_q.sg_list_cnt = sg_entry_cnt; scsi_sg_q.sg_cur_list_cnt = sg_entry_cnt; } else { scsi_sg_q.sg_list_cnt = sg_entry_cnt - 1; scsi_sg_q.sg_cur_list_cnt = sg_entry_cnt - 1; } sg_entry_cnt = 0; } next_qp = AscReadLramByte(iop_base, (ushort) (q_addr + ASC_SCSIQ_B_FWD)); scsi_sg_q.q_no = next_qp; q_addr = ASC_QNO_TO_QADDR(next_qp); AscMemWordCopyToLram(iop_base, (ushort) (q_addr + ASC_SCSIQ_SGHD_CPY_BEG), (ushort *) & scsi_sg_q, (ushort) (sizeof (ASC_SG_LIST_Q) >> 1)); AscMemDWordCopyToLram(iop_base, (ushort) (q_addr + ASC_SGQ_LIST_BEG), (ulong *) & sg_head->sg_list[sg_index], (ushort) sg_list_dwords); sg_index += ASC_SG_LIST_PER_Q; } } else { scsiq->q1.cntl &= ~QC_SG_HEAD; } sta = AscPutReadyQueue(asc_dvc, scsiq, q_no); scsiq->q1.data_addr = saved_data_addr; scsiq->q1.data_cnt = saved_data_cnt; return (sta); } STATIC int AscAbortSRB( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, ulong srb_ptr ) { int sta; ASC_SCSI_BIT_ID_TYPE saved_unit_not_ready; PortAddr iop_base; iop_base = asc_dvc->iop_base; sta = ERR; saved_unit_not_ready = asc_dvc->unit_not_ready; asc_dvc->unit_not_ready = 0xFF; AscWaitISRDone(asc_dvc); if (AscStopQueueExe(iop_base) == 1) { if (AscRiscHaltedAbortSRB(asc_dvc, srb_ptr) == 1) { sta = 1; AscCleanUpBusyQueue(iop_base); AscStartQueueExe(iop_base); } else { sta = 0; AscStartQueueExe(iop_base); } } asc_dvc->unit_not_ready = saved_unit_not_ready; return (sta); } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) STATIC int AscResetDevice( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, uchar target_ix ) { PortAddr iop_base; int sta; uchar tid_no; ASC_SCSI_BIT_ID_TYPE target_id; int i; ASC_SCSI_REQ_Q scsiq_buf; ASC_SCSI_REQ_Q *scsiq; uchar *buf; ASC_SCSI_BIT_ID_TYPE saved_unit_not_ready; iop_base = asc_dvc->iop_base; tid_no = ASC_TIX_TO_TID(target_ix); target_id = ASC_TID_TO_TARGET_ID(tid_no); saved_unit_not_ready = asc_dvc->unit_not_ready; asc_dvc->unit_not_ready = target_id; sta = ERR; AscWaitTixISRDone(asc_dvc, target_ix); if (AscStopQueueExe(iop_base) == 1) { if (AscRiscHaltedAbortTIX(asc_dvc, target_ix) == 1) { AscCleanUpBusyQueue(iop_base); AscStartQueueExe(iop_base); AscWaitTixISRDone(asc_dvc, target_ix); sta = TRUE; scsiq = (ASC_SCSI_REQ_Q *) & scsiq_buf; buf = (uchar *) & scsiq_buf; for (i = 0; i < sizeof (ASC_SCSI_REQ_Q); i++) { *buf++ = 0x00; } scsiq->r1.status = (uchar) QS_READY; scsiq->r2.cdb_len = 6; scsiq->r2.tag_code = M2_QTAG_MSG_SIMPLE; scsiq->r1.target_id = target_id; scsiq->r2.target_ix = ASC_TIDLUN_TO_IX(tid_no, 0); scsiq->cdbptr = (uchar *) scsiq->cdb; scsiq->r1.cntl = QC_NO_CALLBACK | QC_MSG_OUT | QC_URGENT; AscWriteLramByte(asc_dvc->iop_base, ASCV_MSGOUT_BEG, M1_BUS_DVC_RESET); asc_dvc->unit_not_ready &= ~target_id; asc_dvc->sdtr_done |= target_id; if (AscExeScsiQueue(asc_dvc, (ASC_SCSI_Q *) scsiq) == 1) { asc_dvc->unit_not_ready = target_id; DvcSleepMilliSecond(1000); _AscWaitQDone(iop_base, (ASC_SCSI_Q *) scsiq); if (AscStopQueueExe(iop_base) == 1) { AscCleanUpDiscQueue(iop_base); AscStartQueueExe(iop_base); if (asc_dvc->pci_fix_asyn_xfer & target_id) { AscSetRunChipSynRegAtID(iop_base, tid_no, ASYN_SDTR_DATA_FIX_PCI_REV_AB); } AscWaitTixISRDone(asc_dvc, target_ix); } } else { sta = 0; } asc_dvc->sdtr_done &= ~target_id; } else { sta = ERR; AscStartQueueExe(iop_base); } } asc_dvc->unit_not_ready = saved_unit_not_ready; return (sta); } #endif /* version >= v1.3.89 */ STATIC int AscResetSB( REG ASC_DVC_VAR asc_ptr_type * asc_dvc ) { int sta; int i; PortAddr iop_base; iop_base = asc_dvc->iop_base; asc_dvc->unit_not_ready = 0xFF; sta = TRUE; AscWaitISRDone(asc_dvc); AscStopQueueExe(iop_base); asc_dvc->sdtr_done = 0; AscResetChipAndScsiBus(asc_dvc); DvcSleepMilliSecond((ulong) ((ushort) asc_dvc->scsi_reset_wait * 1000)); AscReInitLram(asc_dvc); for (i = 0; i <= ASC_MAX_TID; i++) { asc_dvc->cur_dvc_qng[i] = 0; if (asc_dvc->pci_fix_asyn_xfer & (ASC_SCSI_BIT_ID_TYPE) (0x01 << i)) { AscSetChipSynRegAtID(iop_base, i, ASYN_SDTR_DATA_FIX_PCI_REV_AB); } } asc_dvc->err_code = 0; AscSetPCAddr(iop_base, ASC_MCODE_START_ADDR); if (AscGetPCAddr(iop_base) != ASC_MCODE_START_ADDR) { sta = ERR; } if (AscStartChip(iop_base) == 0) { sta = ERR; } AscStartQueueExe(iop_base); asc_dvc->unit_not_ready = 0; asc_dvc->queue_full_or_busy = 0; return (sta); } STATIC int AscSetRunChipSynRegAtID( PortAddr iop_base, uchar tid_no, uchar sdtr_data ) { int sta = FALSE; if (AscHostReqRiscHalt(iop_base)) { sta = AscSetChipSynRegAtID(iop_base, tid_no, sdtr_data); AscStartChip(iop_base); return (sta); } return (sta); } STATIC int AscSetChipSynRegAtID( PortAddr iop_base, uchar id, uchar sdtr_data ) { ASC_SCSI_BIT_ID_TYPE org_id; int i; int sta = TRUE; AscSetBank(iop_base, 1); org_id = AscReadChipDvcID(iop_base); for (i = 0; i <= ASC_MAX_TID; i++) { if (org_id == (0x01 << i)) break; } org_id = i; AscWriteChipDvcID(iop_base, id); if (AscReadChipDvcID(iop_base) == (0x01 << id)) { AscSetBank(iop_base, 0); AscSetChipSyn(iop_base, sdtr_data); if (AscGetChipSyn(iop_base) != sdtr_data) { sta = FALSE; } } else { sta = FALSE; } AscSetBank(iop_base, 1); AscWriteChipDvcID(iop_base, org_id); AscSetBank(iop_base, 0); return (sta); } STATIC int AscReInitLram( REG ASC_DVC_VAR asc_ptr_type * asc_dvc ) { AscInitLram(asc_dvc); AscInitQLinkVar(asc_dvc); return (0); } STATIC ushort AscInitLram( REG ASC_DVC_VAR asc_ptr_type * asc_dvc ) { uchar i; ushort s_addr; PortAddr iop_base; ushort warn_code; iop_base = asc_dvc->iop_base; warn_code = 0; AscMemWordSetLram(iop_base, ASC_QADR_BEG, 0, (ushort) (((int) (asc_dvc->max_total_qng + 2 + 1) * 64) >> 1) ); i = ASC_MIN_ACTIVE_QNO; s_addr = ASC_QADR_BEG + ASC_QBLK_SIZE; AscWriteLramByte(iop_base, (ushort) (s_addr + ASC_SCSIQ_B_FWD), (uchar) (i + 1)); AscWriteLramByte(iop_base, (ushort) (s_addr + ASC_SCSIQ_B_BWD), (uchar) (asc_dvc->max_total_qng)); AscWriteLramByte(iop_base, (ushort) (s_addr + ASC_SCSIQ_B_QNO), (uchar) i); i++; s_addr += ASC_QBLK_SIZE; for (; i < asc_dvc->max_total_qng; i++, s_addr += ASC_QBLK_SIZE) { AscWriteLramByte(iop_base, (ushort) (s_addr + ASC_SCSIQ_B_FWD), (uchar) (i + 1)); AscWriteLramByte(iop_base, (ushort) (s_addr + ASC_SCSIQ_B_BWD), (uchar) (i - 1)); AscWriteLramByte(iop_base, (ushort) (s_addr + ASC_SCSIQ_B_QNO), (uchar) i); } AscWriteLramByte(iop_base, (ushort) (s_addr + ASC_SCSIQ_B_FWD), (uchar) ASC_QLINK_END); AscWriteLramByte(iop_base, (ushort) (s_addr + ASC_SCSIQ_B_BWD), (uchar) (asc_dvc->max_total_qng - 1)); AscWriteLramByte(iop_base, (ushort) (s_addr + ASC_SCSIQ_B_QNO), (uchar) asc_dvc->max_total_qng); i++; s_addr += ASC_QBLK_SIZE; for (; i <= (uchar) (asc_dvc->max_total_qng + 3); i++, s_addr += ASC_QBLK_SIZE) { AscWriteLramByte(iop_base, (ushort) (s_addr + (ushort) ASC_SCSIQ_B_FWD), i); AscWriteLramByte(iop_base, (ushort) (s_addr + (ushort) ASC_SCSIQ_B_BWD), i); AscWriteLramByte(iop_base, (ushort) (s_addr + (ushort) ASC_SCSIQ_B_QNO), i); } return (warn_code); } STATIC ushort AscInitQLinkVar( REG ASC_DVC_VAR asc_ptr_type * asc_dvc ) { PortAddr iop_base; int i; ushort lram_addr; iop_base = asc_dvc->iop_base; AscPutRiscVarFreeQHead(iop_base, 1); AscPutRiscVarDoneQTail(iop_base, asc_dvc->max_total_qng); AscPutVarFreeQHead(iop_base, 1); AscPutVarDoneQTail(iop_base, asc_dvc->max_total_qng); AscWriteLramByte(iop_base, ASCV_BUSY_QHEAD_B, (uchar) ((int) asc_dvc->max_total_qng + 1)); AscWriteLramByte(iop_base, ASCV_DISC1_QHEAD_B, (uchar) ((int) asc_dvc->max_total_qng + 2)); AscWriteLramByte(iop_base, (ushort) ASCV_TOTAL_READY_Q_B, asc_dvc->max_total_qng); AscWriteLramWord(iop_base, ASCV_ASCDVC_ERR_CODE_W, 0); AscWriteLramWord(iop_base, ASCV_HALTCODE_W, 0); AscWriteLramByte(iop_base, ASCV_STOP_CODE_B, 0); AscWriteLramByte(iop_base, ASCV_SCSIBUSY_B, 0); AscWriteLramByte(iop_base, ASCV_WTM_FLAG_B, 0); AscPutQDoneInProgress(iop_base, 0); lram_addr = ASC_QADR_BEG; for (i = 0; i < 32; i++, lram_addr += 2) { AscWriteLramWord(iop_base, lram_addr, 0); } return (0); } STATIC int AscSetLibErrorCode( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, ushort err_code ) { if (asc_dvc->err_code == 0) { asc_dvc->err_code = err_code; AscWriteLramWord(asc_dvc->iop_base, ASCV_ASCDVC_ERR_CODE_W, err_code); } return (err_code); } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) STATIC int _AscWaitQDone( PortAddr iop_base, REG ASC_SCSI_Q * scsiq ) { ushort q_addr; uchar q_status; int count = 0; while (scsiq->q1.q_no == 0) ; q_addr = ASC_QNO_TO_QADDR(scsiq->q1.q_no); do { q_status = AscReadLramByte(iop_base, q_addr + ASC_SCSIQ_B_STATUS); DvcSleepMilliSecond(100L); if (count++ > 30) { return (0); } } while ((q_status & QS_READY) != 0); return (1); } #endif /* version >= v1.3.89 */ STATIC uchar AscMsgOutSDTR( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, uchar sdtr_period, uchar sdtr_offset ) { EXT_MSG sdtr_buf; uchar sdtr_period_index; PortAddr iop_base; iop_base = asc_dvc->iop_base; sdtr_buf.msg_type = MS_EXTEND; sdtr_buf.msg_len = MS_SDTR_LEN; sdtr_buf.msg_req = MS_SDTR_CODE; sdtr_buf.xfer_period = sdtr_period; sdtr_offset &= ASC_SYN_MAX_OFFSET; sdtr_buf.req_ack_offset = sdtr_offset; if ((sdtr_period_index = AscGetSynPeriodIndex(asc_dvc, sdtr_period)) <= asc_dvc->max_sdtr_index) { AscMemWordCopyToLram(iop_base, ASCV_MSGOUT_BEG, (ushort *) & sdtr_buf, (ushort) (sizeof (EXT_MSG) >> 1)); return ((sdtr_period_index << 4) | sdtr_offset); } else { sdtr_buf.req_ack_offset = 0; AscMemWordCopyToLram(iop_base, ASCV_MSGOUT_BEG, (ushort *) & sdtr_buf, (ushort) (sizeof (EXT_MSG) >> 1)); return (0); } } STATIC uchar AscCalSDTRData( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, uchar sdtr_period, uchar syn_offset ) { uchar byte; uchar sdtr_period_ix; sdtr_period_ix = AscGetSynPeriodIndex(asc_dvc, sdtr_period); if ( (sdtr_period_ix > asc_dvc->max_sdtr_index) ) { return (0xFF); } byte = (sdtr_period_ix << 4) | (syn_offset & ASC_SYN_MAX_OFFSET); return (byte); } STATIC void AscSetChipSDTR( PortAddr iop_base, uchar sdtr_data, uchar tid_no ) { AscSetChipSynRegAtID(iop_base, tid_no, sdtr_data); AscPutMCodeSDTRDoneAtID(iop_base, tid_no, sdtr_data); return; } STATIC uchar AscGetSynPeriodIndex( ASC_DVC_VAR asc_ptr_type * asc_dvc, ruchar syn_time ) { ruchar *period_table; int max_index; int min_index; int i; period_table = asc_dvc->sdtr_period_tbl; max_index = (int) asc_dvc->max_sdtr_index; min_index = (int)asc_dvc->host_init_sdtr_index ; if ((syn_time <= period_table[max_index])) { for (i = min_index; i < (max_index - 1); i++) { if (syn_time <= period_table[i]) { return ((uchar) i); } } return ((uchar) max_index); } else { return ((uchar) (max_index + 1)); } } STATIC uchar AscAllocFreeQueue( PortAddr iop_base, uchar free_q_head ) { ushort q_addr; uchar next_qp; uchar q_status; q_addr = ASC_QNO_TO_QADDR(free_q_head); q_status = (uchar) AscReadLramByte(iop_base, (ushort) (q_addr + ASC_SCSIQ_B_STATUS)); next_qp = AscReadLramByte(iop_base, (ushort) (q_addr + ASC_SCSIQ_B_FWD)); if (((q_status & QS_READY) == 0) && (next_qp != ASC_QLINK_END)) { return (next_qp); } return (ASC_QLINK_END); } STATIC uchar AscAllocMultipleFreeQueue( PortAddr iop_base, uchar free_q_head, uchar n_free_q ) { uchar i; for (i = 0; i < n_free_q; i++) { if ((free_q_head = AscAllocFreeQueue(iop_base, free_q_head)) == ASC_QLINK_END) { return (ASC_QLINK_END); } } return (free_q_head); } STATIC int AscRiscHaltedAbortSRB( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, ulong srb_ptr ) { PortAddr iop_base; ushort q_addr; uchar q_no; ASC_QDONE_INFO scsiq_buf; ASC_QDONE_INFO *scsiq; ASC_ISR_CALLBACK asc_isr_callback; int last_int_level; iop_base = asc_dvc->iop_base; asc_isr_callback = (ASC_ISR_CALLBACK) asc_dvc->isr_callback; last_int_level = DvcEnterCritical(); scsiq = (ASC_QDONE_INFO *) & scsiq_buf; for (q_no = ASC_MIN_ACTIVE_QNO; q_no <= asc_dvc->max_total_qng; q_no++) { q_addr = ASC_QNO_TO_QADDR(q_no); scsiq->d2.srb_ptr = AscReadLramDWord(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_D_SRBPTR)); if (scsiq->d2.srb_ptr == srb_ptr) { _AscCopyLramScsiDoneQ(iop_base, q_addr, scsiq, asc_dvc->max_dma_count); if (((scsiq->q_status & QS_READY) != 0) && ((scsiq->q_status & QS_ABORTED) == 0) && ((scsiq->cntl & QCSG_SG_XFER_LIST) == 0)) { scsiq->q_status |= QS_ABORTED; scsiq->d3.done_stat = QD_ABORTED_BY_HOST; AscWriteLramDWord(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_D_SRBPTR), 0L); AscWriteLramByte(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_B_STATUS), scsiq->q_status); (*asc_isr_callback) (asc_dvc, scsiq); return (1); } } } DvcLeaveCritical(last_int_level); return (0); } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) STATIC int AscRiscHaltedAbortTIX( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, uchar target_ix ) { PortAddr iop_base; ushort q_addr; uchar q_no; ASC_QDONE_INFO scsiq_buf; ASC_QDONE_INFO *scsiq; ASC_ISR_CALLBACK asc_isr_callback; int last_int_level; iop_base = asc_dvc->iop_base; asc_isr_callback = (ASC_ISR_CALLBACK) asc_dvc->isr_callback; last_int_level = DvcEnterCritical(); scsiq = (ASC_QDONE_INFO *) & scsiq_buf; for (q_no = ASC_MIN_ACTIVE_QNO; q_no <= asc_dvc->max_total_qng; q_no++) { q_addr = ASC_QNO_TO_QADDR(q_no); _AscCopyLramScsiDoneQ(iop_base, q_addr, scsiq, asc_dvc->max_dma_count); if (((scsiq->q_status & QS_READY) != 0) && ((scsiq->q_status & QS_ABORTED) == 0) && ((scsiq->cntl & QCSG_SG_XFER_LIST) == 0)) { if (scsiq->d2.target_ix == target_ix) { scsiq->q_status |= QS_ABORTED; scsiq->d3.done_stat = QD_ABORTED_BY_HOST; AscWriteLramDWord(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_D_SRBPTR), 0L); AscWriteLramByte(iop_base, (ushort) (q_addr + (ushort) ASC_SCSIQ_B_STATUS), scsiq->q_status); (*asc_isr_callback) (asc_dvc, scsiq); } } } DvcLeaveCritical(last_int_level); return (1); } #endif /* version >= v1.3.89 */ STATIC int AscHostReqRiscHalt( PortAddr iop_base ) { int count = 0; int sta = 0; uchar saved_stop_code; if (AscIsChipHalted(iop_base)) return (1); saved_stop_code = AscReadLramByte(iop_base, ASCV_STOP_CODE_B); AscWriteLramByte(iop_base, ASCV_STOP_CODE_B, ASC_STOP_HOST_REQ_RISC_HALT | ASC_STOP_REQ_RISC_STOP ); do { if (AscIsChipHalted(iop_base)) { sta = 1; break; } DvcSleepMilliSecond(100); } while (count++ < 20); AscWriteLramByte(iop_base, ASCV_STOP_CODE_B, saved_stop_code); return (sta); } STATIC int AscStopQueueExe( PortAddr iop_base ) { int count = 0; if (AscReadLramByte(iop_base, ASCV_STOP_CODE_B) == 0) { AscWriteLramByte(iop_base, ASCV_STOP_CODE_B, ASC_STOP_REQ_RISC_STOP); do { if ( AscReadLramByte(iop_base, ASCV_STOP_CODE_B) & ASC_STOP_ACK_RISC_STOP) { return (1); } DvcSleepMilliSecond(100); } while (count++ < 20); } return (0); } STATIC int AscStartQueueExe( PortAddr iop_base ) { if (AscReadLramByte(iop_base, ASCV_STOP_CODE_B) != 0) { AscWriteLramByte(iop_base, ASCV_STOP_CODE_B, 0); } return (1); } STATIC int AscCleanUpBusyQueue( PortAddr iop_base ) { int count; uchar stop_code; count = 0; if (AscReadLramByte(iop_base, ASCV_STOP_CODE_B) != 0) { AscWriteLramByte(iop_base, ASCV_STOP_CODE_B, ASC_STOP_CLEAN_UP_BUSY_Q); do { stop_code = AscReadLramByte(iop_base, ASCV_STOP_CODE_B); if ((stop_code & ASC_STOP_CLEAN_UP_BUSY_Q) == 0) break; DvcSleepMilliSecond(100); } while (count++ < 20); } return (1); } #if LINUX_VERSION_CODE >= ASC_LINUX_VERSION(1,3,89) STATIC int AscCleanUpDiscQueue( PortAddr iop_base ) { int count; uchar stop_code; count = 0; if (AscReadLramByte(iop_base, ASCV_STOP_CODE_B) != 0) { AscWriteLramByte(iop_base, ASCV_STOP_CODE_B, ASC_STOP_CLEAN_UP_DISC_Q); do { stop_code = AscReadLramByte(iop_base, ASCV_STOP_CODE_B); if ((stop_code & ASC_STOP_CLEAN_UP_DISC_Q) == 0) break; DvcSleepMilliSecond(100); } while (count++ < 20); } return (1); } #endif /* version >= v1.3.89 */ STATIC int AscWaitTixISRDone( ASC_DVC_VAR asc_ptr_type * asc_dvc, uchar target_ix ) { uchar cur_req; uchar tid_no; int i = 0; tid_no = ASC_TIX_TO_TID(target_ix); while (i++ < 10) { if ((cur_req = asc_dvc->cur_dvc_qng[tid_no]) == 0) { break; } DvcSleepMilliSecond(1000L); if (asc_dvc->cur_dvc_qng[tid_no] == cur_req) { break; } } return (1); } STATIC int AscWaitISRDone( REG ASC_DVC_VAR asc_ptr_type * asc_dvc ) { int tid; for (tid = 0; tid <= ASC_MAX_TID; tid++) { AscWaitTixISRDone(asc_dvc, ASC_TID_TO_TIX(tid)); } return (1); } STATIC ulong AscGetOnePhyAddr( REG ASC_DVC_VAR asc_ptr_type * asc_dvc, uchar * buf_addr, ulong buf_size ) { ASC_MIN_SG_HEAD sg_head; sg_head.entry_cnt = ASC_MIN_SG_LIST; if (DvcGetSGList(asc_dvc, (uchar *) buf_addr, buf_size, (ASC_SG_HEAD *) & sg_head) != buf_size) { return (0L); } if (sg_head.entry_cnt > 1) { return (0L); } return (sg_head.sg_list[0].addr); } STATIC void DvcDelayMicroSecond(ADV_DVC_VAR *asc_dvc, ushort micro_sec) { udelay(micro_sec); } STATIC void DvcDelayNanoSecond(ASC_DVC_VAR asc_ptr_type * asc_dvc, ulong nano_sec) { udelay((nano_sec + 999)/1000); } ASC_INITFUNC( STATIC ulong AscGetEisaProductID( PortAddr iop_base ) ) { PortAddr eisa_iop; ushort product_id_high, product_id_low; ulong product_id; eisa_iop = ASC_GET_EISA_SLOT(iop_base) | ASC_EISA_PID_IOP_MASK; product_id_low = inpw(eisa_iop); product_id_high = inpw(eisa_iop + 2); product_id = ((ulong) product_id_high << 16) | (ulong) product_id_low; return (product_id); } ASC_INITFUNC( STATIC PortAddr AscSearchIOPortAddrEISA( PortAddr iop_base ) ) { ulong eisa_product_id; if (iop_base == 0) { iop_base = ASC_EISA_MIN_IOP_ADDR; } else { if (iop_base == ASC_EISA_MAX_IOP_ADDR) return (0); if ((iop_base & 0x0050) == 0x0050) { iop_base += ASC_EISA_BIG_IOP_GAP; } else { iop_base += ASC_EISA_SMALL_IOP_GAP; } } while (iop_base <= ASC_EISA_MAX_IOP_ADDR) { eisa_product_id = AscGetEisaProductID(iop_base); if ((eisa_product_id == ASC_EISA_ID_740) || (eisa_product_id == ASC_EISA_ID_750)) { if (AscFindSignature(iop_base)) { inpw(iop_base + 4); return (iop_base); } } if (iop_base == ASC_EISA_MAX_IOP_ADDR) return (0); if ((iop_base & 0x0050) == 0x0050) { iop_base += ASC_EISA_BIG_IOP_GAP; } else { iop_base += ASC_EISA_SMALL_IOP_GAP; } } return (0); } STATIC int AscStartChip( PortAddr iop_base ) { AscSetChipControl(iop_base, 0); if ((AscGetChipStatus(iop_base) & CSW_HALTED) != 0) { return (0); } return (1); } STATIC int AscStopChip( PortAddr iop_base ) { uchar cc_val; cc_val = AscGetChipControl(iop_base) & (~(CC_SINGLE_STEP | CC_TEST | CC_DIAG)); AscSetChipControl(iop_base, (uchar) (cc_val | CC_HALT)); AscSetChipIH(iop_base, INS_HALT); AscSetChipIH(iop_base, INS_RFLAG_WTM); if ((AscGetChipStatus(iop_base) & CSW_HALTED) == 0) { return (0); } return (1); } STATIC int AscIsChipHalted( PortAddr iop_base ) { if ((AscGetChipStatus(iop_base) & CSW_HALTED) != 0) { if ((AscGetChipControl(iop_base) & CC_HALT) != 0) { return (1); } } return (0); } STATIC void AscSetChipIH( PortAddr iop_base, ushort ins_code ) { AscSetBank(iop_base, 1); AscWriteChipIH(iop_base, ins_code); AscSetBank(iop_base, 0); return; } STATIC void AscAckInterrupt( PortAddr iop_base ) { uchar host_flag; uchar risc_flag; ushort loop; loop = 0; do { risc_flag = AscReadLramByte(iop_base, ASCV_RISC_FLAG_B); if (loop++ > 0x7FFF) { break; } } while ((risc_flag & ASC_RISC_FLAG_GEN_INT) != 0); host_flag = AscReadLramByte(iop_base, ASCV_HOST_FLAG_B) & (~ASC_HOST_FLAG_ACK_INT); AscWriteLramByte(iop_base, ASCV_HOST_FLAG_B, (uchar) (host_flag | ASC_HOST_FLAG_ACK_INT)); AscSetChipStatus(iop_base, CIW_INT_ACK); loop = 0; while (AscGetChipStatus(iop_base) & CSW_INT_PENDING) { AscSetChipStatus(iop_base, CIW_INT_ACK); if (loop++ > 3) { break; } } AscWriteLramByte(iop_base, ASCV_HOST_FLAG_B, host_flag); return; } STATIC void AscDisableInterrupt( PortAddr iop_base ) { ushort cfg; cfg = AscGetChipCfgLsw(iop_base); AscSetChipCfgLsw(iop_base, cfg & (~ASC_CFG0_HOST_INT_ON)); return; } STATIC void AscEnableInterrupt( PortAddr iop_base ) { ushort cfg; cfg = AscGetChipCfgLsw(iop_base); AscSetChipCfgLsw(iop_base, cfg | ASC_CFG0_HOST_INT_ON); return; } STATIC void AscSetBank( PortAddr iop_base, uchar bank ) { uchar val; val = AscGetChipControl(iop_base) & (~(CC_SINGLE_STEP | CC_TEST | CC_DIAG | CC_SCSI_RESET | CC_CHIP_RESET)); if (bank == 1) { val |= CC_BANK_ONE; } else if (bank == 2) { val |= CC_DIAG | CC_BANK_ONE; } else { val &= ~CC_BANK_ONE; } AscSetChipControl(iop_base, val); return; } STATIC int AscResetChipAndScsiBus( ASC_DVC_VAR *asc_dvc ) { PortAddr iop_base; iop_base = asc_dvc->iop_base; while (AscGetChipStatus(iop_base) & CSW_SCSI_RESET_ACTIVE) ; AscStopChip(iop_base); AscSetChipControl(iop_base, CC_CHIP_RESET | CC_SCSI_RESET | CC_HALT); DvcDelayNanoSecond(asc_dvc, 60000); AscSetChipIH(iop_base, INS_RFLAG_WTM); AscSetChipIH(iop_base, INS_HALT); AscSetChipControl(iop_base, CC_CHIP_RESET | CC_HALT); AscSetChipControl(iop_base, CC_HALT); DvcSleepMilliSecond(200); AscSetChipStatus(iop_base, CIW_CLR_SCSI_RESET_INT); AscSetChipStatus(iop_base, 0); return (AscIsChipHalted(iop_base)); } ASC_INITFUNC( STATIC ulong AscGetMaxDmaCount( ushort bus_type ) ) { if (bus_type & ASC_IS_ISA) return (ASC_MAX_ISA_DMA_COUNT); else if (bus_type & (ASC_IS_EISA | ASC_IS_VL)) return (ASC_MAX_VL_DMA_COUNT); return (ASC_MAX_PCI_DMA_COUNT); } ASC_INITFUNC( STATIC ushort AscGetIsaDmaChannel( PortAddr iop_base ) ) { ushort channel; channel = AscGetChipCfgLsw(iop_base) & 0x0003; if (channel == 0x03) return (0); else if (channel == 0x00) return (7); return (channel + 4); } ASC_INITFUNC( STATIC ushort AscSetIsaDmaChannel( PortAddr iop_base, ushort dma_channel ) ) { ushort cfg_lsw; uchar value; if ((dma_channel >= 5) && (dma_channel <= 7)) { if (dma_channel == 7) value = 0x00; else value = dma_channel - 4; cfg_lsw = AscGetChipCfgLsw(iop_base) & 0xFFFC; cfg_lsw |= value; AscSetChipCfgLsw(iop_base, cfg_lsw); return (AscGetIsaDmaChannel(iop_base)); } return (0); } ASC_INITFUNC( STATIC uchar AscSetIsaDmaSpeed( PortAddr iop_base, uchar speed_value ) ) { speed_value &= 0x07; AscSetBank(iop_base, 1); AscWriteChipDmaSpeed(iop_base, speed_value); AscSetBank(iop_base, 0); return (AscGetIsaDmaSpeed(iop_base)); } ASC_INITFUNC( STATIC uchar AscGetIsaDmaSpeed( PortAddr iop_base ) ) { uchar speed_value; AscSetBank(iop_base, 1); speed_value = AscReadChipDmaSpeed(iop_base); speed_value &= 0x07; AscSetBank(iop_base, 0); return (speed_value); } ASC_INITFUNC( STATIC ushort AscReadPCIConfigWord( ASC_DVC_VAR asc_ptr_type *asc_dvc, ushort pci_config_offset) ) { uchar lsb, msb; lsb = DvcReadPCIConfigByte(asc_dvc, pci_config_offset); msb = DvcReadPCIConfigByte(asc_dvc, pci_config_offset + 1); return ((ushort) ((msb << 8) | lsb)); } ASC_INITFUNC( STATIC ushort AscInitGetConfig( ASC_DVC_VAR asc_ptr_type * asc_dvc ) ) { ushort warn_code; PortAddr iop_base; ushort PCIDeviceID; ushort PCIVendorID; uchar PCIRevisionID; uchar prevCmdRegBits; warn_code = 0; iop_base = asc_dvc->iop_base; asc_dvc->init_state = ASC_INIT_STATE_BEG_GET_CFG; if (asc_dvc->err_code != 0) { return (UW_ERR); } if (asc_dvc->bus_type == ASC_IS_PCI) { PCIVendorID = AscReadPCIConfigWord(asc_dvc, AscPCIConfigVendorIDRegister); PCIDeviceID = AscReadPCIConfigWord(asc_dvc, AscPCIConfigDeviceIDRegister); PCIRevisionID = DvcReadPCIConfigByte(asc_dvc, AscPCIConfigRevisionIDRegister); if (PCIVendorID != ASC_PCI_VENDORID) { warn_code |= ASC_WARN_SET_PCI_CONFIG_SPACE; } prevCmdRegBits = DvcReadPCIConfigByte(asc_dvc, AscPCIConfigCommandRegister); if ((prevCmdRegBits & AscPCICmdRegBits_IOMemBusMaster) != AscPCICmdRegBits_IOMemBusMaster) { DvcWritePCIConfigByte(asc_dvc, AscPCIConfigCommandRegister, (prevCmdRegBits | AscPCICmdRegBits_IOMemBusMaster)); if ((DvcReadPCIConfigByte(asc_dvc, AscPCIConfigCommandRegister) & AscPCICmdRegBits_IOMemBusMaster) != AscPCICmdRegBits_IOMemBusMaster) { warn_code |= ASC_WARN_SET_PCI_CONFIG_SPACE; } } if ((PCIDeviceID == ASC_PCI_DEVICEID_1200A) || (PCIDeviceID == ASC_PCI_DEVICEID_1200B)) { DvcWritePCIConfigByte(asc_dvc, AscPCIConfigLatencyTimer, 0x00); if (DvcReadPCIConfigByte(asc_dvc, AscPCIConfigLatencyTimer) != 0x00) { warn_code |= ASC_WARN_SET_PCI_CONFIG_SPACE; } } else if (PCIDeviceID == ASC_PCI_DEVICEID_ULTRA) { if (DvcReadPCIConfigByte(asc_dvc, AscPCIConfigLatencyTimer) < 0x20) { DvcWritePCIConfigByte(asc_dvc, AscPCIConfigLatencyTimer, 0x20); if (DvcReadPCIConfigByte(asc_dvc, AscPCIConfigLatencyTimer) < 0x20) { warn_code |= ASC_WARN_SET_PCI_CONFIG_SPACE; } } } } if (AscFindSignature(iop_base)) { warn_code |= AscInitAscDvcVar(asc_dvc); warn_code |= AscInitFromEEP(asc_dvc); asc_dvc->init_state |= ASC_INIT_STATE_END_GET_CFG; if (asc_dvc->scsi_reset_wait > ASC_MAX_SCSI_RESET_WAIT) { asc_dvc->scsi_reset_wait = ASC_MAX_SCSI_RESET_WAIT; } } else { asc_dvc->err_code = ASC_IERR_BAD_SIGNATURE; } return(warn_code); } ASC_INITFUNC( STATIC ushort AscInitSetConfig( ASC_DVC_VAR asc_ptr_type * asc_dvc ) ) { ushort warn_code = 0; asc_dvc->init_state |= ASC_INIT_STATE_BEG_SET_CFG; if (asc_dvc->err_code != 0) return (UW_ERR); if (AscFindSignature(asc_dvc->iop_base)) { warn_code |= AscInitFromAscDvcVar(asc_dvc); asc_dvc->init_state |= ASC_INIT_STATE_END_SET_CFG; } else { asc_dvc->err_code = ASC_IERR_BAD_SIGNATURE; } return (warn_code); } ASC_INITFUNC( STATIC ushort AscInitFromAscDvcVar( ASC_DVC_VAR asc_ptr_type * asc_dvc ) ) { PortAddr iop_base; ushort cfg_msw; ushort warn_code; ushort pci_device_id; iop_base = asc_dvc->iop_base; pci_device_id = asc_dvc->cfg->pci_device_id; warn_code = 0; cfg_msw = AscGetChipCfgMsw(iop_base); if ((cfg_msw & ASC_CFG_MSW_CLR_MASK) != 0) { cfg_msw &= (~(ASC_CFG_MSW_CLR_MASK)); warn_code |= ASC_WARN_CFG_MSW_RECOVER; AscSetChipCfgMsw(iop_base, cfg_msw); } if ((asc_dvc->cfg->cmd_qng_enabled & asc_dvc->cfg->disc_enable) != asc_dvc->cfg->cmd_qng_enabled) { asc_dvc->cfg->disc_enable = asc_dvc->cfg->cmd_qng_enabled; warn_code |= ASC_WARN_CMD_QNG_CONFLICT; } if (AscGetChipStatus(iop_base) & CSW_AUTO_CONFIG) { warn_code |= ASC_WARN_AUTO_CONFIG; } if ((asc_dvc->bus_type & (ASC_IS_ISA | ASC_IS_VL)) != 0) { if (AscSetChipIRQ(iop_base, asc_dvc->irq_no, asc_dvc->bus_type) != asc_dvc->irq_no) { asc_dvc->err_code |= ASC_IERR_SET_IRQ_NO; } } if (asc_dvc->bus_type & ASC_IS_PCI) { cfg_msw &= 0xFFC0; AscSetChipCfgMsw(iop_base, cfg_msw); if ((asc_dvc->bus_type & ASC_IS_PCI_ULTRA) == ASC_IS_PCI_ULTRA) { } else { if ((pci_device_id == ASC_PCI_DEVICE_ID_REV_A) || (pci_device_id == ASC_PCI_DEVICE_ID_REV_B)) { asc_dvc->bug_fix_cntl |= ASC_BUG_FIX_IF_NOT_DWB; asc_dvc->bug_fix_cntl |= ASC_BUG_FIX_ASYN_USE_SYN; } } } else if (asc_dvc->bus_type == ASC_IS_ISAPNP) { if (AscGetChipVersion(iop_base, asc_dvc->bus_type) == ASC_CHIP_VER_ASYN_BUG) { asc_dvc->bug_fix_cntl |= ASC_BUG_FIX_ASYN_USE_SYN; } } if (AscSetChipScsiID(iop_base, asc_dvc->cfg->chip_scsi_id) != asc_dvc->cfg->chip_scsi_id) { asc_dvc->err_code |= ASC_IERR_SET_SCSI_ID; } if (asc_dvc->bus_type & ASC_IS_ISA) { AscSetIsaDmaChannel(iop_base, asc_dvc->cfg->isa_dma_channel); AscSetIsaDmaSpeed(iop_base, asc_dvc->cfg->isa_dma_speed); } return (warn_code); } ASC_INITFUNC( STATIC ushort AscInitAsc1000Driver( ASC_DVC_VAR asc_ptr_type * asc_dvc ) ) { ushort warn_code; PortAddr iop_base; extern ushort _asc_mcode_size; extern ulong _asc_mcode_chksum; extern uchar _asc_mcode_buf[]; iop_base = asc_dvc->iop_base; warn_code = 0; if ((asc_dvc->dvc_cntl & ASC_CNTL_RESET_SCSI) && !(asc_dvc->init_state & ASC_INIT_RESET_SCSI_DONE)) { AscResetChipAndScsiBus(asc_dvc); DvcSleepMilliSecond((ulong) ((ushort) asc_dvc->scsi_reset_wait * 1000)); } asc_dvc->init_state |= ASC_INIT_STATE_BEG_LOAD_MC; if (asc_dvc->err_code != 0) return (UW_ERR); if (!AscFindSignature(asc_dvc->iop_base)) { asc_dvc->err_code = ASC_IERR_BAD_SIGNATURE; return (warn_code); } AscDisableInterrupt(iop_base); warn_code |= AscInitLram(asc_dvc); if (asc_dvc->err_code != 0) return (UW_ERR); if (AscLoadMicroCode(iop_base, 0, (ushort *) _asc_mcode_buf, _asc_mcode_size) != _asc_mcode_chksum) { asc_dvc->err_code |= ASC_IERR_MCODE_CHKSUM; return (warn_code); } warn_code |= AscInitMicroCodeVar(asc_dvc); asc_dvc->init_state |= ASC_INIT_STATE_END_LOAD_MC; AscEnableInterrupt(iop_base); return (warn_code); } ASC_INITFUNC( STATIC ushort AscInitAscDvcVar( ASC_DVC_VAR asc_ptr_type * asc_dvc ) ) { int i; PortAddr iop_base; ushort warn_code; uchar chip_version; iop_base = asc_dvc->iop_base; warn_code = 0; asc_dvc->err_code = 0; if ((asc_dvc->bus_type & (ASC_IS_ISA | ASC_IS_PCI | ASC_IS_EISA | ASC_IS_VL)) == 0) { asc_dvc->err_code |= ASC_IERR_NO_BUS_TYPE; } AscSetChipControl(iop_base, CC_HALT); AscSetChipStatus(iop_base, 0); asc_dvc->bug_fix_cntl = 0; asc_dvc->pci_fix_asyn_xfer = 0; asc_dvc->pci_fix_asyn_xfer_always = 0; asc_dvc->init_state = 0; asc_dvc->sdtr_done = 0; asc_dvc->cur_total_qng = 0; asc_dvc->is_in_int = 0; asc_dvc->in_critical_cnt = 0; asc_dvc->last_q_shortage = 0; asc_dvc->use_tagged_qng = 0; asc_dvc->no_scam = 0; asc_dvc->unit_not_ready = 0; asc_dvc->queue_full_or_busy = 0; asc_dvc->redo_scam = 0 ; asc_dvc->res2 = 0 ; asc_dvc->host_init_sdtr_index = 0 ; asc_dvc->res7 = 0 ; asc_dvc->res8 = 0 ; asc_dvc->cfg->can_tagged_qng = 0 ; asc_dvc->cfg->cmd_qng_enabled = 0; asc_dvc->dvc_cntl = ASC_DEF_DVC_CNTL; asc_dvc->init_sdtr = 0; asc_dvc->max_total_qng = ASC_DEF_MAX_TOTAL_QNG; asc_dvc->scsi_reset_wait = 3; asc_dvc->start_motor = ASC_SCSI_WIDTH_BIT_SET; asc_dvc->max_dma_count = AscGetMaxDmaCount(asc_dvc->bus_type); asc_dvc->cfg->sdtr_enable = ASC_SCSI_WIDTH_BIT_SET; asc_dvc->cfg->disc_enable = ASC_SCSI_WIDTH_BIT_SET; asc_dvc->cfg->chip_scsi_id = ASC_DEF_CHIP_SCSI_ID; asc_dvc->cfg->lib_serial_no = ASC_LIB_SERIAL_NUMBER; asc_dvc->cfg->lib_version = (ASC_LIB_VERSION_MAJOR << 8) | ASC_LIB_VERSION_MINOR; chip_version = AscGetChipVersion(iop_base, asc_dvc->bus_type); asc_dvc->cfg->chip_version = chip_version; asc_dvc->sdtr_period_tbl[0] = SYN_XFER_NS_0; asc_dvc->sdtr_period_tbl[1] = SYN_XFER_NS_1; asc_dvc->sdtr_period_tbl[2] = SYN_XFER_NS_2; asc_dvc->sdtr_period_tbl[3] = SYN_XFER_NS_3; asc_dvc->sdtr_period_tbl[4] = SYN_XFER_NS_4; asc_dvc->sdtr_period_tbl[5] = SYN_XFER_NS_5; asc_dvc->sdtr_period_tbl[6] = SYN_XFER_NS_6; asc_dvc->sdtr_period_tbl[7] = SYN_XFER_NS_7; asc_dvc->max_sdtr_index = 7; if ((asc_dvc->bus_type & ASC_IS_PCI) && (chip_version >= ASC_CHIP_VER_PCI_ULTRA_3150)) { asc_dvc->bus_type = ASC_IS_PCI_ULTRA; asc_dvc->sdtr_period_tbl[0] = SYN_ULTRA_XFER_NS_0; asc_dvc->sdtr_period_tbl[1] = SYN_ULTRA_XFER_NS_1; asc_dvc->sdtr_period_tbl[2] = SYN_ULTRA_XFER_NS_2; asc_dvc->sdtr_period_tbl[3] = SYN_ULTRA_XFER_NS_3; asc_dvc->sdtr_period_tbl[4] = SYN_ULTRA_XFER_NS_4; asc_dvc->sdtr_period_tbl[5] = SYN_ULTRA_XFER_NS_5; asc_dvc->sdtr_period_tbl[6] = SYN_ULTRA_XFER_NS_6; asc_dvc->sdtr_period_tbl[7] = SYN_ULTRA_XFER_NS_7; asc_dvc->sdtr_period_tbl[8] = SYN_ULTRA_XFER_NS_8; asc_dvc->sdtr_period_tbl[9] = SYN_ULTRA_XFER_NS_9; asc_dvc->sdtr_period_tbl[10] = SYN_ULTRA_XFER_NS_10; asc_dvc->sdtr_period_tbl[11] = SYN_ULTRA_XFER_NS_11; asc_dvc->sdtr_period_tbl[12] = SYN_ULTRA_XFER_NS_12; asc_dvc->sdtr_period_tbl[13] = SYN_ULTRA_XFER_NS_13; asc_dvc->sdtr_period_tbl[14] = SYN_ULTRA_XFER_NS_14; asc_dvc->sdtr_period_tbl[15] = SYN_ULTRA_XFER_NS_15; asc_dvc->max_sdtr_index = 15; if (chip_version == ASC_CHIP_VER_PCI_ULTRA_3150) { AscSetExtraControl(iop_base, (SEC_ACTIVE_NEGATE | SEC_SLEW_RATE)); } else if (chip_version >= ASC_CHIP_VER_PCI_ULTRA_3050) { AscSetExtraControl(iop_base, (SEC_ACTIVE_NEGATE | SEC_ENABLE_FILTER)); } } if (asc_dvc->bus_type == ASC_IS_PCI) { AscSetExtraControl(iop_base, (SEC_ACTIVE_NEGATE | SEC_SLEW_RATE)); } asc_dvc->cfg->isa_dma_speed = ASC_DEF_ISA_DMA_SPEED; if (AscGetChipBusType(iop_base) == ASC_IS_ISAPNP) { AscSetChipIFC(iop_base, IFC_INIT_DEFAULT); asc_dvc->bus_type = ASC_IS_ISAPNP; } if ((asc_dvc->bus_type & ASC_IS_ISA) != 0) { asc_dvc->cfg->isa_dma_channel = (uchar) AscGetIsaDmaChannel(iop_base); } for (i = 0; i <= ASC_MAX_TID; i++) { asc_dvc->cur_dvc_qng[i] = 0; asc_dvc->max_dvc_qng[i] = ASC_MAX_SCSI1_QNG; asc_dvc->scsiq_busy_head[i] = (ASC_SCSI_Q *) 0L; asc_dvc->scsiq_busy_tail[i] = (ASC_SCSI_Q *) 0L; asc_dvc->cfg->max_tag_qng[i] = ASC_MAX_INRAM_TAG_QNG; } return (warn_code); } ASC_INITFUNC( STATIC ushort AscInitFromEEP( ASC_DVC_VAR asc_ptr_type * asc_dvc ) ) { ASCEEP_CONFIG eep_config_buf; ASCEEP_CONFIG *eep_config; PortAddr iop_base; ushort chksum; ushort warn_code; ushort cfg_msw, cfg_lsw; int i; int write_eep = 0; iop_base = asc_dvc->iop_base; warn_code = 0; AscWriteLramWord(iop_base, ASCV_HALTCODE_W, 0x00FE); AscStopQueueExe(iop_base); if ((AscStopChip(iop_base) == FALSE) || (AscGetChipScsiCtrl(iop_base) != 0)) { asc_dvc->init_state |= ASC_INIT_RESET_SCSI_DONE; AscResetChipAndScsiBus(asc_dvc); DvcSleepMilliSecond((ulong) ((ushort) asc_dvc->scsi_reset_wait * 1000)); } if (AscIsChipHalted(iop_base) == FALSE) { asc_dvc->err_code |= ASC_IERR_START_STOP_CHIP; return (warn_code); } AscSetPCAddr(iop_base, ASC_MCODE_START_ADDR); if (AscGetPCAddr(iop_base) != ASC_MCODE_START_ADDR) { asc_dvc->err_code |= ASC_IERR_SET_PC_ADDR; return (warn_code); } eep_config = (ASCEEP_CONFIG *) & eep_config_buf; cfg_msw = AscGetChipCfgMsw(iop_base); cfg_lsw = AscGetChipCfgLsw(iop_base); if ((cfg_msw & ASC_CFG_MSW_CLR_MASK) != 0) { cfg_msw &= (~(ASC_CFG_MSW_CLR_MASK)); warn_code |= ASC_WARN_CFG_MSW_RECOVER; AscSetChipCfgMsw(iop_base, cfg_msw); } chksum = AscGetEEPConfig(iop_base, eep_config, asc_dvc->bus_type); if (chksum == 0) { chksum = 0xaa55; } if (AscGetChipStatus(iop_base) & CSW_AUTO_CONFIG) { warn_code |= ASC_WARN_AUTO_CONFIG; if (asc_dvc->cfg->chip_version == 3) { if (eep_config->cfg_lsw != cfg_lsw) { warn_code |= ASC_WARN_EEPROM_RECOVER; eep_config->cfg_lsw = AscGetChipCfgLsw(iop_base); } if (eep_config->cfg_msw != cfg_msw) { warn_code |= ASC_WARN_EEPROM_RECOVER; eep_config->cfg_msw = AscGetChipCfgMsw(iop_base); } } } eep_config->cfg_msw &= ~ASC_CFG_MSW_CLR_MASK; eep_config->cfg_lsw |= ASC_CFG0_HOST_INT_ON; if (chksum != eep_config->chksum) { if (AscGetChipVersion(iop_base, asc_dvc->bus_type) == ASC_CHIP_VER_PCI_ULTRA_3050 ) { eep_config->init_sdtr = 0xFF; eep_config->disc_enable = 0xFF; eep_config->start_motor = 0xFF; eep_config->use_cmd_qng = 0; eep_config->max_total_qng = 0xF0; eep_config->max_tag_qng = 0x20; eep_config->cntl = 0xBFFF; eep_config->chip_scsi_id = 7; eep_config->no_scam = 0; eep_config->adapter_info[0] = 0; eep_config->adapter_info[1] = 0; eep_config->adapter_info[2] = 0; eep_config->adapter_info[3] = 0; eep_config->adapter_info[4] = 0; /* Indicate EEPROM-less board. */ eep_config->adapter_info[5] = 0xBB; } else { write_eep = 1 ; warn_code |= ASC_WARN_EEPROM_CHKSUM ; } } asc_dvc->cfg->sdtr_enable = eep_config->init_sdtr ; asc_dvc->cfg->disc_enable = eep_config->disc_enable; asc_dvc->cfg->cmd_qng_enabled = eep_config->use_cmd_qng; asc_dvc->cfg->isa_dma_speed = eep_config->isa_dma_speed; asc_dvc->start_motor = eep_config->start_motor; asc_dvc->dvc_cntl = eep_config->cntl; asc_dvc->no_scam = eep_config->no_scam; asc_dvc->cfg->adapter_info[0] = eep_config->adapter_info[0]; asc_dvc->cfg->adapter_info[1] = eep_config->adapter_info[1]; asc_dvc->cfg->adapter_info[2] = eep_config->adapter_info[2]; asc_dvc->cfg->adapter_info[3] = eep_config->adapter_info[3]; asc_dvc->cfg->adapter_info[4] = eep_config->adapter_info[4]; asc_dvc->cfg->adapter_info[5] = eep_config->adapter_info[5]; if (!AscTestExternalLram(asc_dvc)) { if (((asc_dvc->bus_type & ASC_IS_PCI_ULTRA) == ASC_IS_PCI_ULTRA)) { eep_config->max_total_qng = ASC_MAX_PCI_ULTRA_INRAM_TOTAL_QNG; eep_config->max_tag_qng = ASC_MAX_PCI_ULTRA_INRAM_TAG_QNG; } else { eep_config->cfg_msw |= 0x0800; cfg_msw |= 0x0800; AscSetChipCfgMsw(iop_base, cfg_msw); eep_config->max_total_qng = ASC_MAX_PCI_INRAM_TOTAL_QNG; eep_config->max_tag_qng = ASC_MAX_INRAM_TAG_QNG; } } else { } if (eep_config->max_total_qng < ASC_MIN_TOTAL_QNG) { eep_config->max_total_qng = ASC_MIN_TOTAL_QNG; } if (eep_config->max_total_qng > ASC_MAX_TOTAL_QNG) { eep_config->max_total_qng = ASC_MAX_TOTAL_QNG; } if (eep_config->max_tag_qng > eep_config->max_total_qng) { eep_config->max_tag_qng = eep_config->max_total_qng; } if (eep_config->max_tag_qng < ASC_MIN_TAG_Q_PER_DVC) { eep_config->max_tag_qng = ASC_MIN_TAG_Q_PER_DVC; } asc_dvc->max_total_qng = eep_config->max_total_qng; if ((eep_config->use_cmd_qng & eep_config->disc_enable) != eep_config->use_cmd_qng) { eep_config->disc_enable = eep_config->use_cmd_qng; warn_code |= ASC_WARN_CMD_QNG_CONFLICT; } if (asc_dvc->bus_type & (ASC_IS_ISA | ASC_IS_VL | ASC_IS_EISA)) { asc_dvc->irq_no = AscGetChipIRQ(iop_base, asc_dvc->bus_type); } eep_config->chip_scsi_id &= ASC_MAX_TID; asc_dvc->cfg->chip_scsi_id = eep_config->chip_scsi_id; if (((asc_dvc->bus_type & ASC_IS_PCI_ULTRA) == ASC_IS_PCI_ULTRA) && !(asc_dvc->dvc_cntl & ASC_CNTL_SDTR_ENABLE_ULTRA)) { asc_dvc->host_init_sdtr_index = ASC_SDTR_ULTRA_PCI_10MB_INDEX; } for (i = 0; i <= ASC_MAX_TID; i++) { asc_dvc->dos_int13_table[i] = eep_config->dos_int13_table[i]; asc_dvc->cfg->max_tag_qng[i] = eep_config->max_tag_qng; asc_dvc->cfg->sdtr_period_offset[i] = (uchar) (ASC_DEF_SDTR_OFFSET | (asc_dvc->host_init_sdtr_index << 4)); } eep_config->cfg_msw = AscGetChipCfgMsw(iop_base); if (write_eep) { (void) AscSetEEPConfig(iop_base, eep_config, asc_dvc->bus_type); } return (warn_code); } ASC_INITFUNC( STATIC ushort AscInitMicroCodeVar( ASC_DVC_VAR asc_ptr_type * asc_dvc ) ) { int i; ushort warn_code; PortAddr iop_base; ulong phy_addr; iop_base = asc_dvc->iop_base; warn_code = 0; for (i = 0; i <= ASC_MAX_TID; i++) { AscPutMCodeInitSDTRAtID(iop_base, i, asc_dvc->cfg->sdtr_period_offset[i] ); } AscInitQLinkVar(asc_dvc); AscWriteLramByte(iop_base, ASCV_DISC_ENABLE_B, asc_dvc->cfg->disc_enable); AscWriteLramByte(iop_base, ASCV_HOSTSCSI_ID_B, ASC_TID_TO_TARGET_ID(asc_dvc->cfg->chip_scsi_id)); if ((phy_addr = AscGetOnePhyAddr(asc_dvc, (uchar *) asc_dvc->cfg->overrun_buf, ASC_OVERRUN_BSIZE)) == 0L) { asc_dvc->err_code |= ASC_IERR_GET_PHY_ADDR; } else { phy_addr = (phy_addr & 0xFFFFFFF8UL) + 8; AscWriteLramDWord(iop_base, ASCV_OVERRUN_PADDR_D, phy_addr); AscWriteLramDWord(iop_base, ASCV_OVERRUN_BSIZE_D, ASC_OVERRUN_BSIZE - 8); } asc_dvc->cfg->mcode_date = AscReadLramWord(iop_base, (ushort) ASCV_MC_DATE_W); asc_dvc->cfg->mcode_version = AscReadLramWord(iop_base, (ushort) ASCV_MC_VER_W); AscSetPCAddr(iop_base, ASC_MCODE_START_ADDR); if (AscGetPCAddr(iop_base) != ASC_MCODE_START_ADDR) { asc_dvc->err_code |= ASC_IERR_SET_PC_ADDR; return (warn_code); } if (AscStartChip(iop_base) != 1) { asc_dvc->err_code |= ASC_IERR_START_STOP_CHIP; return (warn_code); } return (warn_code); } ASC_INITFUNC( STATIC int AscTestExternalLram( ASC_DVC_VAR asc_ptr_type * asc_dvc ) ) { PortAddr iop_base; ushort q_addr; ushort saved_word; int sta; iop_base = asc_dvc->iop_base; sta = 0; q_addr = ASC_QNO_TO_QADDR(241); saved_word = AscReadLramWord(iop_base, q_addr); AscSetChipLramAddr(iop_base, q_addr); AscSetChipLramData(iop_base, 0x55AA); DvcSleepMilliSecond(10); AscSetChipLramAddr(iop_base, q_addr); if (AscGetChipLramData(iop_base) == 0x55AA) { sta = 1; AscWriteLramWord(iop_base, q_addr, saved_word); } return (sta); } ASC_INITFUNC( STATIC int AscWriteEEPCmdReg( PortAddr iop_base, uchar cmd_reg ) ) { uchar read_back; int retry; retry = 0; while (TRUE) { AscSetChipEEPCmd(iop_base, cmd_reg); DvcSleepMilliSecond(1); read_back = AscGetChipEEPCmd(iop_base); if (read_back == cmd_reg) { return (1); } if (retry++ > ASC_EEP_MAX_RETRY) { return (0); } } } ASC_INITFUNC( STATIC int AscWriteEEPDataReg( PortAddr iop_base, ushort data_reg ) ) { ushort read_back; int retry; retry = 0; while (TRUE) { AscSetChipEEPData(iop_base, data_reg); DvcSleepMilliSecond(1); read_back = AscGetChipEEPData(iop_base); if (read_back == data_reg) { return (1); } if (retry++ > ASC_EEP_MAX_RETRY) { return (0); } } } ASC_INITFUNC( STATIC void AscWaitEEPRead( void ) ) { DvcSleepMilliSecond(1); return; } ASC_INITFUNC( STATIC void AscWaitEEPWrite( void ) ) { DvcSleepMilliSecond(20); return; } ASC_INITFUNC( STATIC ushort AscReadEEPWord( PortAddr iop_base, uchar addr ) ) { ushort read_wval; uchar cmd_reg; AscWriteEEPCmdReg(iop_base, ASC_EEP_CMD_WRITE_DISABLE); AscWaitEEPRead(); cmd_reg = addr | ASC_EEP_CMD_READ; AscWriteEEPCmdReg(iop_base, cmd_reg); AscWaitEEPRead(); read_wval = AscGetChipEEPData(iop_base); AscWaitEEPRead(); return (read_wval); } ASC_INITFUNC( STATIC ushort AscWriteEEPWord( PortAddr iop_base, uchar addr, ushort word_val ) ) { ushort read_wval; read_wval = AscReadEEPWord(iop_base, addr); if (read_wval != word_val) { AscWriteEEPCmdReg(iop_base, ASC_EEP_CMD_WRITE_ABLE); AscWaitEEPRead(); AscWriteEEPDataReg(iop_base, word_val); AscWaitEEPRead(); AscWriteEEPCmdReg(iop_base, (uchar) ((uchar) ASC_EEP_CMD_WRITE | addr)); AscWaitEEPWrite(); AscWriteEEPCmdReg(iop_base, ASC_EEP_CMD_WRITE_DISABLE); AscWaitEEPRead(); return (AscReadEEPWord(iop_base, addr)); } return (read_wval); } ASC_INITFUNC( STATIC ushort AscGetEEPConfig( PortAddr iop_base, ASCEEP_CONFIG * cfg_buf, ushort bus_type ) ) { ushort wval; ushort sum; ushort *wbuf; int cfg_beg; int cfg_end; int s_addr; int isa_pnp_wsize; wbuf = (ushort *) cfg_buf; sum = 0; isa_pnp_wsize = 0; for (s_addr = 0; s_addr < (2 + isa_pnp_wsize); s_addr++, wbuf++) { wval = AscReadEEPWord(iop_base, (uchar) s_addr); sum += wval; *wbuf = wval; } if (bus_type & ASC_IS_VL) { cfg_beg = ASC_EEP_DVC_CFG_BEG_VL; cfg_end = ASC_EEP_MAX_DVC_ADDR_VL; } else { cfg_beg = ASC_EEP_DVC_CFG_BEG; cfg_end = ASC_EEP_MAX_DVC_ADDR; } for (s_addr = cfg_beg; s_addr <= (cfg_end - 1); s_addr++, wbuf++) { wval = AscReadEEPWord(iop_base, (uchar) s_addr); sum += wval; *wbuf = wval; } *wbuf = AscReadEEPWord(iop_base, (uchar) s_addr); return (sum); } ASC_INITFUNC( STATIC int AscSetEEPConfigOnce( PortAddr iop_base, ASCEEP_CONFIG * cfg_buf, ushort bus_type ) ) { int n_error; ushort *wbuf; ushort sum; int s_addr; int cfg_beg; int cfg_end; wbuf = (ushort *) cfg_buf; n_error = 0; sum = 0; for (s_addr = 0; s_addr < 2; s_addr++, wbuf++) { sum += *wbuf; if (*wbuf != AscWriteEEPWord(iop_base, (uchar) s_addr, *wbuf)) { n_error++; } } if (bus_type & ASC_IS_VL) { cfg_beg = ASC_EEP_DVC_CFG_BEG_VL; cfg_end = ASC_EEP_MAX_DVC_ADDR_VL; } else { cfg_beg = ASC_EEP_DVC_CFG_BEG; cfg_end = ASC_EEP_MAX_DVC_ADDR; } for (s_addr = cfg_beg; s_addr <= (cfg_end - 1); s_addr++, wbuf++) { sum += *wbuf; if (*wbuf != AscWriteEEPWord(iop_base, (uchar) s_addr, *wbuf)) { n_error++; } } *wbuf = sum; if (sum != AscWriteEEPWord(iop_base, (uchar) s_addr, sum)) { n_error++; } wbuf = (ushort *) cfg_buf; for (s_addr = 0; s_addr < 2; s_addr++, wbuf++) { if (*wbuf != AscReadEEPWord(iop_base, (uchar) s_addr)) { n_error++; } } for (s_addr = cfg_beg; s_addr <= cfg_end; s_addr++, wbuf++) { if (*wbuf != AscReadEEPWord(iop_base, (uchar) s_addr)) { n_error++; } } return (n_error); } ASC_INITFUNC( STATIC int AscSetEEPConfig( PortAddr iop_base, ASCEEP_CONFIG * cfg_buf, ushort bus_type ) ) { int retry; int n_error; retry = 0; while (TRUE) { if ((n_error = AscSetEEPConfigOnce(iop_base, cfg_buf, bus_type)) == 0) { break; } if (++retry > ASC_EEP_MAX_RETRY) { break; } } return (n_error); } STATIC void AscAsyncFix( ASC_DVC_VAR asc_ptr_type *asc_dvc, uchar tid_no, ASC_SCSI_INQUIRY *inq) { uchar dvc_type; ASC_SCSI_BIT_ID_TYPE tid_bits; dvc_type = inq->byte0.peri_dvc_type; tid_bits = ASC_TIX_TO_TARGET_ID(tid_no); if (asc_dvc->bug_fix_cntl & ASC_BUG_FIX_ASYN_USE_SYN) { if (!(asc_dvc->init_sdtr & tid_bits)) { if ((dvc_type == SCSI_TYPE_CDROM) && (AscCompareString((uchar *) inq->vendor_id, (uchar *) "HP ", 3) == 0)) { asc_dvc->pci_fix_asyn_xfer_always |= tid_bits; } asc_dvc->pci_fix_asyn_xfer |= tid_bits; if ((dvc_type == SCSI_TYPE_PROC) || (dvc_type == SCSI_TYPE_SCANNER)) { asc_dvc->pci_fix_asyn_xfer &= ~tid_bits; } if ((dvc_type == SCSI_TYPE_SASD) && (AscCompareString((uchar *) inq->vendor_id, (uchar *) "TANDBERG", 8) == 0) && (AscCompareString((uchar *) inq->product_id, (uchar *) " TDC 36", 7) == 0)) { asc_dvc->pci_fix_asyn_xfer &= ~tid_bits; } if ((dvc_type == SCSI_TYPE_SASD) && (AscCompareString((uchar *) inq->vendor_id, (uchar *) "WANGTEK ", 8) == 0)) { asc_dvc->pci_fix_asyn_xfer &= ~tid_bits; } if ((dvc_type == SCSI_TYPE_CDROM) && (AscCompareString((uchar *) inq->vendor_id, (uchar *) "NEC ", 8) == 0) && (AscCompareString((uchar *) inq->product_id, (uchar *) "CD-ROM DRIVE ", 16) == 0)) { asc_dvc->pci_fix_asyn_xfer &= ~tid_bits; } if ((dvc_type == SCSI_TYPE_CDROM) && (AscCompareString((uchar *) inq->vendor_id, (uchar *) "YAMAHA", 6) == 0) && (AscCompareString((uchar *) inq->product_id, (uchar *) "CDR400", 6) == 0)) { asc_dvc->pci_fix_asyn_xfer &= ~tid_bits; } if (asc_dvc->pci_fix_asyn_xfer & tid_bits) { AscSetRunChipSynRegAtID(asc_dvc->iop_base, tid_no, ASYN_SDTR_DATA_FIX_PCI_REV_AB); } } } return; } STATIC int AscTagQueuingSafe(ASC_SCSI_INQUIRY *inq) { if ((inq->add_len >= 32) && (AscCompareString((uchar *) inq->vendor_id, (uchar *) "QUANTUM XP34301", 15) == 0) && (AscCompareString((uchar *) inq->product_rev_level, (uchar *) "1071", 4) == 0)) { return 0; } return 1; } STATIC void AscInquiryHandling(ASC_DVC_VAR asc_ptr_type *asc_dvc, uchar tid_no, ASC_SCSI_INQUIRY *inq) { ASC_SCSI_BIT_ID_TYPE tid_bit = ASC_TIX_TO_TARGET_ID(tid_no); ASC_SCSI_BIT_ID_TYPE orig_init_sdtr, orig_use_tagged_qng; orig_init_sdtr = asc_dvc->init_sdtr; orig_use_tagged_qng = asc_dvc->use_tagged_qng; asc_dvc->init_sdtr &= ~tid_bit; asc_dvc->cfg->can_tagged_qng &= ~tid_bit; asc_dvc->use_tagged_qng &= ~tid_bit; if (inq->byte3.rsp_data_fmt >= 2 || inq->byte2.ansi_apr_ver >= 2) { if ((asc_dvc->cfg->sdtr_enable & tid_bit) && inq->byte7.Sync) { asc_dvc->init_sdtr |= tid_bit; } if ((asc_dvc->cfg->cmd_qng_enabled & tid_bit) && inq->byte7.CmdQue) { if (AscTagQueuingSafe(inq)) { asc_dvc->use_tagged_qng |= tid_bit; asc_dvc->cfg->can_tagged_qng |= tid_bit; } } } if (orig_use_tagged_qng != asc_dvc->use_tagged_qng) { AscWriteLramByte(asc_dvc->iop_base, ASCV_DISC_ENABLE_B, asc_dvc->cfg->disc_enable); AscWriteLramByte(asc_dvc->iop_base, ASCV_USE_TAGGED_QNG_B, asc_dvc->use_tagged_qng); AscWriteLramByte(asc_dvc->iop_base, ASCV_CAN_TAGGED_QNG_B, asc_dvc->cfg->can_tagged_qng); asc_dvc->max_dvc_qng[tid_no] = asc_dvc->cfg->max_tag_qng[tid_no]; AscWriteLramByte(asc_dvc->iop_base, (ushort) (ASCV_MAX_DVC_QNG_BEG + tid_no), asc_dvc->max_dvc_qng[tid_no]); } if (orig_init_sdtr != asc_dvc->init_sdtr) { AscAsyncFix(asc_dvc, tid_no, inq); } return; } STATIC int AscCompareString( ruchar * str1, ruchar * str2, int len ) { int i; int diff; for (i = 0; i < len; i++) { diff = (int) (str1[i] - str2[i]); if (diff != 0) return (diff); } return (0); } STATIC uchar AscReadLramByte( PortAddr iop_base, ushort addr ) { uchar byte_data; ushort word_data; if (isodd_word(addr)) { AscSetChipLramAddr(iop_base, addr - 1); word_data = AscGetChipLramData(iop_base); byte_data = (uchar) ((word_data >> 8) & 0xFF); } else { AscSetChipLramAddr(iop_base, addr); word_data = AscGetChipLramData(iop_base); byte_data = (uchar) (word_data & 0xFF); } return (byte_data); } STATIC ushort AscReadLramWord( PortAddr iop_base, ushort addr ) { ushort word_data; AscSetChipLramAddr(iop_base, addr); word_data = AscGetChipLramData(iop_base); return (word_data); } STATIC ulong AscReadLramDWord( PortAddr iop_base, ushort addr ) { ushort val_low, val_high; ulong dword_data; AscSetChipLramAddr(iop_base, addr); val_low = AscGetChipLramData(iop_base); val_high = AscGetChipLramData(iop_base); dword_data = ((ulong) val_high << 16) | (ulong) val_low; return (dword_data); } STATIC void AscWriteLramWord( PortAddr iop_base, ushort addr, ushort word_val ) { AscSetChipLramAddr(iop_base, addr); AscSetChipLramData(iop_base, word_val); return; } STATIC void AscWriteLramDWord( PortAddr iop_base, ushort addr, ulong dword_val ) { ushort word_val; AscSetChipLramAddr(iop_base, addr); word_val = (ushort) dword_val; AscSetChipLramData(iop_base, word_val); word_val = (ushort) (dword_val >> 16); AscSetChipLramData(iop_base, word_val); return; } STATIC void AscWriteLramByte( PortAddr iop_base, ushort addr, uchar byte_val ) { ushort word_data; if (isodd_word(addr)) { addr--; word_data = AscReadLramWord(iop_base, addr); word_data &= 0x00FF; word_data |= (((ushort) byte_val << 8) & 0xFF00); } else { word_data = AscReadLramWord(iop_base, addr); word_data &= 0xFF00; word_data |= ((ushort) byte_val & 0x00FF); } AscWriteLramWord(iop_base, addr, word_data); return; } STATIC void AscMemWordCopyToLram( PortAddr iop_base, ushort s_addr, ushort * s_buffer, int words ) { AscSetChipLramAddr(iop_base, s_addr); DvcOutPortWords(iop_base + IOP_RAM_DATA, s_buffer, words); return; } STATIC void AscMemDWordCopyToLram( PortAddr iop_base, ushort s_addr, ulong * s_buffer, int dwords ) { AscSetChipLramAddr(iop_base, s_addr); DvcOutPortDWords(iop_base + IOP_RAM_DATA, s_buffer, dwords); return; } STATIC void AscMemWordCopyFromLram( PortAddr iop_base, ushort s_addr, ushort * d_buffer, int words ) { AscSetChipLramAddr(iop_base, s_addr); DvcInPortWords(iop_base + IOP_RAM_DATA, d_buffer, words); return; } STATIC ulong AscMemSumLramWord( PortAddr iop_base, ushort s_addr, rint words ) { ulong sum; int i; sum = 0L; for (i = 0; i < words; i++, s_addr += 2) { sum += AscReadLramWord(iop_base, s_addr); } return (sum); } STATIC void AscMemWordSetLram( PortAddr iop_base, ushort s_addr, ushort set_wval, rint words ) { rint i; AscSetChipLramAddr(iop_base, s_addr); for (i = 0; i < words; i++) { AscSetChipLramData(iop_base, set_wval); } return; } /* * --- Adv Library Functions */ /* a_qswap.h */ STATIC unsigned char _adv_mcode_buf[] ASC_INITDATA = { 0x9C, 0xF0, 0x80, 0x01, 0x00, 0xF0, 0x44, 0x0A, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x72, 0x01, 0xD6, 0x11, 0x00, 0x00, 0x70, 0x01, 0x30, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x90, 0x10, 0x2D, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x48, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x78, 0x56, 0x34, 0x12, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x04, 0xF7, 0x70, 0x01, 0x0C, 0x1C, 0x06, 0xF7, 0x02, 0x00, 0x00, 0xF2, 0xD6, 0x0A, 0x04, 0xF7, 0x70, 0x01, 0x06, 0xF7, 0x02, 0x00, 0x3E, 0x57, 0x3C, 0x56, 0x0C, 0x1C, 0x00, 0xFC, 0xA6, 0x00, 0x01, 0x58, 0xAA, 0x13, 0x20, 0xF0, 0xA6, 0x03, 0x06, 0xEC, 0xB9, 0x00, 0x0E, 0x47, 0x03, 0xE6, 0x10, 0x00, 0xCE, 0x45, 0x02, 0x13, 0x3E, 0x57, 0x06, 0xEA, 0xB9, 0x00, 0x47, 0x4B, 0x03, 0xF6, 0xE0, 0x00, 0x00, 0xF2, 0x68, 0x0A, 0x01, 0x48, 0x4E, 0x12, 0x03, 0xF6, 0xC0, 0x00, 0x00, 0xF2, 0x68, 0x0A, 0x41, 0x58, 0x03, 0xF6, 0xD0, 0x00, 0x00, 0xF2, 0x68, 0x0A, 0x49, 0x44, 0x59, 0xF0, 0x0A, 0x02, 0x03, 0xF6, 0xE0, 0x00, 0x00, 0xF2, 0x68, 0x0A, 0x44, 0x58, 0x00, 0xF2, 0xE2, 0x0D, 0x02, 0xCC, 0x4A, 0xE4, 0x01, 0x00, 0x55, 0xF0, 0x08, 0x03, 0x45, 0xF4, 0x02, 0x00, 0x83, 0x5A, 0x04, 0xCC, 0x01, 0x4A, 0x12, 0x12, 0x00, 0xF2, 0xE2, 0x0D, 0x00, 0xCD, 0x48, 0xE4, 0x01, 0x00, 0xE9, 0x13, 0x00, 0xF2, 0xC6, 0x0F, 0xFA, 0x10, 0x0E, 0x47, 0x03, 0xE6, 0x10, 0x00, 0xCE, 0x45, 0x02, 0x13, 0x3E, 0x57, 0xCE, 0x47, 0x97, 0x13, 0x04, 0xEC, 0xB4, 0x00, 0x00, 0xF2, 0xE2, 0x0D, 0x00, 0xCD, 0x48, 0xE4, 0x00, 0x00, 0x12, 0x12, 0x3E, 0x57, 0x06, 0xCC, 0x45, 0xF4, 0x02, 0x00, 0x83, 0x5A, 0x00, 0xCC, 0x00, 0xEA, 0xB4, 0x00, 0x92, 0x10, 0x00, 0xF0, 0x8C, 0x01, 0x43, 0xF0, 0x5C, 0x02, 0x44, 0xF0, 0x60, 0x02, 0x45, 0xF0, 0x64, 0x02, 0x46, 0xF0, 0x68, 0x02, 0x47, 0xF0, 0x6E, 0x02, 0x48, 0xF0, 0x9E, 0x02, 0xB9, 0x54, 0x62, 0x10, 0x00, 0x1C, 0x5A, 0x10, 0x02, 0x1C, 0x56, 0x10, 0x1E, 0x1C, 0x52, 0x10, 0x00, 0xF2, 0x1E, 0x11, 0x50, 0x10, 0x06, 0xFC, 0xA8, 0x00, 0x03, 0xF6, 0xBE, 0x00, 0x00, 0xF2, 0x4E, 0x0A, 0x8C, 0x10, 0x01, 0xF6, 0x01, 0x00, 0x01, 0xFA, 0xA8, 0x00, 0x00, 0xF2, 0x2C, 0x0B, 0x06, 0x10, 0xB9, 0x54, 0x01, 0xFA, 0xA8, 0x00, 0x03, 0xF6, 0xBE, 0x00, 0x00, 0xF2, 0x58, 0x0A, 0x01, 0xFC, 0xA8, 0x00, 0x20, 0x10, 0x58, 0x1C, 0x00, 0xF2, 0x1C, 0x0B, 0x5A, 0x1C, 0x01, 0xF6, 0x01, 0x00, 0x38, 0x54, 0x00, 0xFA, 0xA6, 0x00, 0x01, 0xFA, 0xA8, 0x00, 0x20, 0x1C, 0x00, 0xF0, 0x72, 0x01, 0x01, 0xF6, 0x01, 0x00, 0x38, 0x54, 0x00, 0xFA, 0xA6, 0x00, 0x01, 0xFA, 0xA8, 0x00, 0x20, 0x1C, 0x00, 0xF0, 0x80, 0x01, 0x03, 0xF6, 0xE0, 0x00, 0x00, 0xF2, 0x68, 0x0A, 0x01, 0x48, 0x0A, 0x13, 0x00, 0xF2, 0x38, 0x10, 0x00, 0xF2, 0x54, 0x0F, 0x24, 0x10, 0x03, 0xF6, 0xC0, 0x00, 0x00, 0xF2, 0x68, 0x0A, 0x02, 0xF6, 0xD0, 0x00, 0x02, 0x57, 0x03, 0x59, 0x01, 0xCC, 0x49, 0x44, 0x5B, 0xF0, 0x04, 0x03, 0x00, 0xF2, 0x9C, 0x0F, 0x00, 0xF0, 0x80, 0x01, 0x00, 0xF2, 0x14, 0x10, 0x0C, 0x1C, 0x02, 0x4B, 0xBF, 0x57, 0x9E, 0x43, 0x77, 0x57, 0x07, 0x4B, 0x20, 0xF0, 0xA6, 0x03, 0x40, 0x1C, 0x1E, 0xF0, 0x30, 0x03, 0x26, 0xF0, 0x2C, 0x03, 0xA0, 0xF0, 0x1A, 0x03, 0x11, 0xF0, 0xA6, 0x03, 0x12, 0x10, 0x9F, 0xF0, 0x3E, 0x03, 0x46, 0x1C, 0x82, 0xE7, 0x05, 0x00, 0x9E, 0xE7, 0x11, 0x00, 0x00, 0xF0, 0x06, 0x0A, 0x0C, 0x1C, 0x48, 0x1C, 0x46, 0x1C, 0x38, 0x54, 0x00, 0xEC, 0xBA, 0x00, 0x08, 0x44, 0x00, 0xEA, 0xBA, 0x00, 0x03, 0xF6, 0xC0, 0x00, 0x00, 0xF2, 0x68, 0x0A, 0x08, 0x44, 0x00, 0x4C, 0x82, 0xE7, 0x02, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x00, 0xF2, 0x12, 0x11, 0x85, 0xF0, 0x70, 0x03, 0x00, 0xF2, 0x60, 0x0B, 0x06, 0xF0, 0x80, 0x03, 0x09, 0xF0, 0x24, 0x09, 0x1E, 0xF0, 0xFC, 0x09, 0x00, 0xF0, 0x02, 0x0A, 0x00, 0xFC, 0xBE, 0x00, 0x98, 0x57, 0x55, 0xF0, 0xAC, 0x04, 0x01, 0xE6, 0x0C, 0x00, 0x00, 0xF2, 0x4E, 0x0D, 0x00, 0xF2, 0x12, 0x11, 0x00, 0xF2, 0xBC, 0x11, 0x00, 0xF2, 0xC8, 0x11, 0x01, 0xF0, 0x7C, 0x02, 0x00, 0xF0, 0x8A, 0x02, 0x46, 0x1C, 0x0C, 0x1C, 0x67, 0x1B, 0xBF, 0x57, 0x77, 0x57, 0x02, 0x4B, 0x48, 0x1C, 0x32, 0x1C, 0x00, 0xF2, 0x92, 0x0D, 0x30, 0x1C, 0x96, 0xF0, 0xBC, 0x03, 0xB1, 0xF0, 0xC0, 0x03, 0x1E, 0xF0, 0xFC, 0x09, 0x85, 0xF0, 0x02, 0x0A, 0x00, 0xFC, 0xBE, 0x00, 0x98, 0x57, 0x14, 0x12, 0x01, 0xE6, 0x0C, 0x00, 0x00, 0xF2, 0x4E, 0x0D, 0x00, 0xF2, 0x12, 0x11, 0x01, 0xF0, 0x7C, 0x02, 0x00, 0xF0, 0x8A, 0x02, 0x03, 0xF6, 0xE0, 0x00, 0x00, 0xF2, 0x68, 0x0A, 0x01, 0x48, 0x55, 0xF0, 0x98, 0x04, 0x03, 0x82, 0x03, 0xFC, 0xA0, 0x00, 0x9B, 0x57, 0x40, 0x12, 0x69, 0x18, 0x00, 0xF2, 0x12, 0x11, 0x85, 0xF0, 0x42, 0x04, 0x69, 0x08, 0x00, 0xF2, 0x12, 0x11, 0x85, 0xF0, 0x02, 0x0A, 0x68, 0x08, 0x4C, 0x44, 0x28, 0x12, 0x44, 0x48, 0x03, 0xF6, 0xE0, 0x00, 0x00, 0xF2, 0x68, 0x0A, 0x45, 0x58, 0x00, 0xF2, 0xF6, 0x0D, 0x00, 0xCC, 0x01, 0x48, 0x55, 0xF0, 0x98, 0x04, 0x4C, 0x44, 0xEF, 0x13, 0x00, 0xF2, 0xC6, 0x0F, 0x00, 0xF2, 0x14, 0x10, 0x08, 0x10, 0x68, 0x18, 0x45, 0x5A, 0x00, 0xF2, 0xF6, 0x0D, 0x04, 0x80, 0x18, 0xE4, 0x10, 0x00, 0x28, 0x12, 0x01, 0xE6, 0x06, 0x00, 0x04, 0x80, 0x18, 0xE4, 0x01, 0x00, 0x04, 0x12, 0x01, 0xE6, 0x0D, 0x00, 0x00, 0xF2, 0x4E, 0x0D, 0x00, 0xF2, 0x12, 0x11, 0x04, 0xE6, 0x02, 0x00, 0x9E, 0xE7, 0x15, 0x00, 0x01, 0xF0, 0x1C, 0x0A, 0x00, 0xF0, 0x02, 0x0A, 0x69, 0x08, 0x05, 0x80, 0x48, 0xE4, 0x00, 0x00, 0x0C, 0x12, 0x00, 0xE6, 0x11, 0x00, 0x00, 0xEA, 0xB8, 0x00, 0x00, 0xF2, 0xB6, 0x10, 0x82, 0xE7, 0x02, 0x00, 0x1C, 0x90, 0x40, 0x5C, 0x00, 0x16, 0x01, 0xE6, 0x06, 0x00, 0x00, 0xF2, 0x4E, 0x0D, 0x01, 0xF0, 0x80, 0x01, 0x1E, 0xF0, 0x80, 0x01, 0x00, 0xF0, 0xA0, 0x04, 0x42, 0x5B, 0x06, 0xF7, 0x03, 0x00, 0x46, 0x59, 0xBF, 0x57, 0x77, 0x57, 0x01, 0xE6, 0x80, 0x00, 0x07, 0x80, 0x31, 0x44, 0x04, 0x80, 0x18, 0xE4, 0x20, 0x00, 0x56, 0x13, 0x20, 0x80, 0x48, 0xE4, 0x03, 0x00, 0x4E, 0x12, 0x00, 0xFC, 0xA2, 0x00, 0x98, 0x57, 0x55, 0xF0, 0x1C, 0x05, 0x31, 0xE4, 0x40, 0x00, 0x00, 0xFC, 0xA0, 0x00, 0x98, 0x57, 0x36, 0x12, 0x4C, 0x1C, 0x00, 0xF2, 0x12, 0x11, 0x89, 0x48, 0x00, 0xF2, 0x12, 0x11, 0x86, 0xF0, 0x2E, 0x05, 0x82, 0xE7, 0x06, 0x00, 0x1B, 0x80, 0x48, 0xE4, 0x22, 0x00, 0x5B, 0xF0, 0x0C, 0x05, 0x48, 0xE4, 0x20, 0x00, 0x59, 0xF0, 0x10, 0x05, 0x00, 0xE6, 0x20, 0x00, 0x09, 0x48, 0x00, 0xF2, 0x12, 0x11, 0x86, 0xF0, 0x2E, 0x05, 0x83, 0x80, 0x04, 0x10, 0x00, 0xF2, 0xA2, 0x0D, 0x00, 0xE6, 0x01, 0x00, 0x00, 0xEA, 0x26, 0x01, 0x01, 0xEA, 0x27, 0x01, 0x04, 0x80, 0x18, 0xE4, 0x10, 0x00, 0x36, 0x12, 0xB9, 0x54, 0x00, 0xF2, 0xF6, 0x0E, 0x01, 0xE6, 0x06, 0x00, 0x04, 0x80, 0x18, 0xE4, 0x01, 0x00, 0x04, 0x12, 0x01, 0xE6, 0x0D, 0x00, 0x00, 0xF2, 0x4E, 0x0D, 0x00, 0xF2, 0x12, 0x11, 0x00, 0xF2, 0xBC, 0x11, 0x00, 0xF2, 0xC8, 0x11, 0x04, 0xE6, 0x02, 0x00, 0x9E, 0xE7, 0x15, 0x00, 0x01, 0xF0, 0x1C, 0x0A, 0x00, 0xF0, 0x02, 0x0A, 0x00, 0xFC, 0x20, 0x01, 0x98, 0x57, 0x34, 0x12, 0x00, 0xFC, 0x24, 0x01, 0x98, 0x57, 0x2C, 0x13, 0xB9, 0x54, 0x00, 0xF2, 0xF6, 0x0E, 0x86, 0xF0, 0xA8, 0x05, 0x03, 0xF6, 0x01, 0x00, 0x00, 0xF2, 0x8C, 0x0E, 0x85, 0xF0, 0x9E, 0x05, 0x82, 0xE7, 0x03, 0x00, 0x00, 0xF2, 0x60, 0x0B, 0x82, 0xE7, 0x02, 0x00, 0x00, 0xFC, 0x24, 0x01, 0xB0, 0x57, 0x00, 0xFA, 0x24, 0x01, 0x00, 0xFC, 0x9E, 0x00, 0x98, 0x57, 0x5A, 0x12, 0x00, 0xFC, 0xB6, 0x00, 0x98, 0x57, 0x52, 0x13, 0x03, 0xE6, 0x0C, 0x00, 0x00, 0xFC, 0x9C, 0x00, 0x98, 0x57, 0x04, 0x13, 0x03, 0xE6, 0x19, 0x00, 0x05, 0xE6, 0x08, 0x00, 0x00, 0xF6, 0x00, 0x01, 0x00, 0x57, 0x00, 0x57, 0x03, 0x58, 0x00, 0xDC, 0x18, 0xF4, 0x00, 0x80, 0x04, 0x13, 0x05, 0xE6, 0x0F, 0x00, 0xB9, 0x54, 0x00, 0xF2, 0xF6, 0x0E, 0x86, 0xF0, 0x0A, 0x06, 0x00, 0xF2, 0xBA, 0x0E, 0x85, 0xF0, 0x00, 0x06, 0x82, 0xE7, 0x03, 0x00, 0x00, 0xF2, 0x60, 0x0B, 0x82, 0xE7, 0x02, 0x00, 0x00, 0xFC, 0xB6, 0x00, 0xB0, 0x57, 0x00, 0xFA, 0xB6, 0x00, 0x01, 0xF6, 0x01, 0x00, 0x00, 0xF2, 0xF6, 0x0E, 0x9C, 0x32, 0x4E, 0x1C, 0x32, 0x1C, 0x00, 0xF2, 0x92, 0x0D, 0x30, 0x1C, 0x82, 0xE7, 0x04, 0x00, 0xB1, 0xF0, 0x22, 0x06, 0x0A, 0xF0, 0x3E, 0x06, 0x05, 0xF0, 0xD6, 0x06, 0x06, 0xF0, 0xDC, 0x06, 0x09, 0xF0, 0x24, 0x09, 0x1E, 0xF0, 0xFC, 0x09, 0x00, 0xF0, 0x02, 0x0A, 0x04, 0x80, 0x18, 0xE4, 0x20, 0x00, 0x30, 0x12, 0x09, 0xE7, 0x03, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x21, 0x80, 0x18, 0xE4, 0xE0, 0x00, 0x09, 0x48, 0x00, 0xF2, 0x12, 0x11, 0x09, 0xE7, 0x00, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x09, 0xE7, 0x00, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x99, 0xA4, 0x00, 0xF2, 0x12, 0x11, 0x09, 0xE7, 0x00, 0x00, 0x9A, 0x10, 0x04, 0x80, 0x18, 0xE4, 0x02, 0x00, 0x34, 0x12, 0x09, 0xE7, 0x1B, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x21, 0x80, 0x18, 0xE4, 0xE0, 0x00, 0x09, 0x48, 0x00, 0xF2, 0x12, 0x11, 0x09, 0xE7, 0x00, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x09, 0xE7, 0x00, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x09, 0xE7, 0x01, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x09, 0xE7, 0x00, 0x00, 0x00, 0xF0, 0x0C, 0x09, 0xBB, 0x55, 0x9A, 0x81, 0x03, 0xF7, 0x20, 0x00, 0x09, 0x6F, 0x93, 0x45, 0x55, 0xF0, 0xE2, 0x06, 0xB1, 0xF0, 0xC2, 0x06, 0x0A, 0xF0, 0xBA, 0x06, 0x09, 0xF0, 0x24, 0x09, 0x1E, 0xF0, 0xFC, 0x09, 0x00, 0xF0, 0x02, 0x0A, 0x00, 0xF2, 0x60, 0x0B, 0x47, 0x10, 0x09, 0xE7, 0x08, 0x00, 0x41, 0x10, 0x05, 0x80, 0x48, 0xE4, 0x00, 0x00, 0x1E, 0x12, 0x00, 0xE6, 0x11, 0x00, 0x00, 0xEA, 0xB8, 0x00, 0x00, 0xF2, 0xB6, 0x10, 0x2C, 0x90, 0xAE, 0x90, 0x08, 0x50, 0x8A, 0x50, 0x38, 0x54, 0x1F, 0x40, 0x00, 0xF2, 0xB4, 0x0D, 0x08, 0x10, 0x08, 0x90, 0x8A, 0x90, 0x30, 0x50, 0xB2, 0x50, 0x9C, 0x32, 0x0C, 0x92, 0x8E, 0x92, 0x38, 0x54, 0x04, 0x80, 0x30, 0xE4, 0x08, 0x00, 0x04, 0x40, 0x0C, 0x1C, 0x00, 0xF6, 0x03, 0x00, 0xB1, 0xF0, 0x26, 0x07, 0x9E, 0xF0, 0x3A, 0x07, 0x01, 0x48, 0x55, 0xF0, 0xFC, 0x09, 0x0C, 0x1C, 0x10, 0x44, 0xED, 0x10, 0x0B, 0xF0, 0x5E, 0x07, 0x0C, 0xF0, 0x62, 0x07, 0x05, 0xF0, 0x52, 0x07, 0x06, 0xF0, 0x58, 0x07, 0x09, 0xF0, 0x24, 0x09, 0x00, 0xF0, 0x02, 0x0A, 0x00, 0xF2, 0x60, 0x0B, 0xCF, 0x10, 0x09, 0xE7, 0x08, 0x00, 0xC9, 0x10, 0x2E, 0x1C, 0x02, 0x10, 0x2C, 0x1C, 0xAA, 0xF0, 0x64, 0x07, 0xAC, 0xF0, 0x72, 0x07, 0x40, 0x10, 0x34, 0x1C, 0xF3, 0x10, 0xAD, 0xF0, 0x7C, 0x07, 0xC8, 0x10, 0x36, 0x1C, 0xE9, 0x10, 0x2B, 0xF0, 0x82, 0x08, 0x6B, 0x18, 0x18, 0xF4, 0x00, 0xFE, 0x20, 0x12, 0x01, 0x58, 0xD2, 0xF0, 0x82, 0x08, 0x76, 0x18, 0x18, 0xF4, 0x03, 0x00, 0xEC, 0x12, 0x00, 0xFC, 0x22, 0x01, 0x18, 0xF4, 0x01, 0x00, 0xE2, 0x12, 0x0B, 0xF0, 0x64, 0x07, 0x0C, 0xF0, 0x64, 0x07, 0x36, 0x1C, 0x34, 0x1C, 0xB7, 0x10, 0x38, 0x54, 0xB9, 0x54, 0x84, 0x80, 0x19, 0xE4, 0x20, 0x00, 0xB2, 0x13, 0x85, 0x80, 0x81, 0x48, 0x66, 0x12, 0x04, 0x80, 0x18, 0xE4, 0x08, 0x00, 0x58, 0x13, 0x1F, 0x80, 0x08, 0x44, 0xC8, 0x44, 0x9F, 0x12, 0x1F, 0x40, 0x34, 0x91, 0xB6, 0x91, 0x44, 0x55, 0xE5, 0x55, 0x02, 0xEC, 0xB8, 0x00, 0x02, 0x49, 0xBB, 0x55, 0x82, 0x81, 0xC0, 0x55, 0x48, 0xF4, 0x0F, 0x00, 0x5A, 0xF0, 0x1A, 0x08, 0x4A, 0xE4, 0x17, 0x00, 0xD5, 0xF0, 0xFA, 0x07, 0x02, 0xF6, 0x0F, 0x00, 0x02, 0xF4, 0x02, 0x00, 0x02, 0xEA, 0xB8, 0x00, 0x04, 0x91, 0x86, 0x91, 0x02, 0x4B, 0x2C, 0x90, 0x08, 0x50, 0x2E, 0x90, 0x0A, 0x50, 0x2C, 0x51, 0xAE, 0x51, 0x00, 0xF2, 0xB6, 0x10, 0x38, 0x54, 0x00, 0xF2, 0xB4, 0x0D, 0x56, 0x10, 0x34, 0x91, 0xB6, 0x91, 0x0C, 0x10, 0x04, 0x80, 0x18, 0xE4, 0x08, 0x00, 0x41, 0x12, 0x0C, 0x91, 0x8E, 0x91, 0x04, 0x80, 0x18, 0xE4, 0xF7, 0x00, 0x04, 0x40, 0x30, 0x90, 0xB2, 0x90, 0x36, 0x10, 0x02, 0x80, 0x48, 0xE4, 0x10, 0x00, 0x31, 0x12, 0x82, 0xE7, 0x10, 0x00, 0x84, 0x80, 0x19, 0xE4, 0x20, 0x00, 0x10, 0x13, 0x0C, 0x90, 0x8E, 0x90, 0x5D, 0xF0, 0x78, 0x07, 0x0C, 0x58, 0x8D, 0x58, 0x00, 0xF0, 0x64, 0x07, 0x38, 0x54, 0xB9, 0x54, 0x19, 0x80, 0xF1, 0x10, 0x3A, 0x55, 0x19, 0x81, 0xBB, 0x55, 0x10, 0x90, 0x92, 0x90, 0x10, 0x58, 0x91, 0x58, 0x14, 0x59, 0x95, 0x59, 0x00, 0xF0, 0x64, 0x07, 0x04, 0x80, 0x18, 0xE4, 0x20, 0x00, 0x06, 0x12, 0x6C, 0x19, 0x19, 0x41, 0x7C, 0x10, 0x6C, 0x19, 0x0C, 0x51, 0xED, 0x19, 0x8E, 0x51, 0x6B, 0x18, 0x18, 0xF4, 0x00, 0xFF, 0x02, 0x13, 0x6A, 0x10, 0x01, 0x58, 0xD2, 0xF0, 0xC0, 0x08, 0x76, 0x18, 0x18, 0xF4, 0x03, 0x00, 0x0A, 0x12, 0x00, 0xFC, 0x22, 0x01, 0x18, 0xF4, 0x01, 0x00, 0x06, 0x13, 0x9E, 0xE7, 0x16, 0x00, 0x4C, 0x10, 0xD1, 0xF0, 0xCA, 0x08, 0x9E, 0xE7, 0x17, 0x00, 0x42, 0x10, 0xD0, 0xF0, 0xD4, 0x08, 0x9E, 0xE7, 0x19, 0x00, 0x38, 0x10, 0xCF, 0xF0, 0xDE, 0x08, 0x9E, 0xE7, 0x20, 0x00, 0x2E, 0x10, 0xCE, 0xF0, 0xE8, 0x08, 0x9E, 0xE7, 0x21, 0x00, 0x24, 0x10, 0xCD, 0xF0, 0xF2, 0x08, 0x9E, 0xE7, 0x22, 0x00, 0x1A, 0x10, 0xCC, 0xF0, 0x04, 0x09, 0x84, 0x80, 0x19, 0xE4, 0x04, 0x00, 0x06, 0x12, 0x9E, 0xE7, 0x12, 0x00, 0x08, 0x10, 0xCB, 0xF0, 0x0C, 0x09, 0x9E, 0xE7, 0x24, 0x00, 0xB1, 0xF0, 0x0C, 0x09, 0x05, 0xF0, 0x1E, 0x09, 0x09, 0xF0, 0x24, 0x09, 0x1E, 0xF0, 0xFC, 0x09, 0xE4, 0x10, 0x00, 0xF2, 0x60, 0x0B, 0xE9, 0x10, 0x9C, 0x32, 0x82, 0xE7, 0x20, 0x00, 0x32, 0x1C, 0xE9, 0x09, 0x00, 0xF2, 0x12, 0x11, 0x85, 0xF0, 0x02, 0x0A, 0x69, 0x08, 0x01, 0xF0, 0x44, 0x09, 0x1E, 0xF0, 0xFC, 0x09, 0x00, 0xF0, 0x38, 0x09, 0x30, 0x44, 0x06, 0x12, 0x9E, 0xE7, 0x42, 0x00, 0xB8, 0x10, 0x04, 0xF6, 0x01, 0x00, 0xB3, 0x45, 0x74, 0x12, 0x04, 0x80, 0x18, 0xE4, 0x20, 0x00, 0x22, 0x13, 0x4B, 0xE4, 0x02, 0x00, 0x36, 0x12, 0x4B, 0xE4, 0x28, 0x00, 0xAC, 0x13, 0x00, 0xF2, 0xBC, 0x11, 0x00, 0xF2, 0xC8, 0x11, 0x03, 0xF6, 0xD0, 0x00, 0xFA, 0x14, 0x82, 0xE7, 0x01, 0x00, 0x00, 0xF0, 0x80, 0x01, 0x9E, 0xE7, 0x44, 0x00, 0x4B, 0xE4, 0x02, 0x00, 0x06, 0x12, 0x03, 0xE6, 0x02, 0x00, 0x76, 0x10, 0x00, 0xF2, 0xA2, 0x0D, 0x03, 0xE6, 0x02, 0x00, 0x6C, 0x10, 0x00, 0xF2, 0xA2, 0x0D, 0x19, 0x82, 0x34, 0x46, 0x0A, 0x13, 0x03, 0xE6, 0x02, 0x00, 0x9E, 0xE7, 0x43, 0x00, 0x68, 0x10, 0x04, 0x80, 0x30, 0xE4, 0x20, 0x00, 0x04, 0x40, 0x00, 0xF2, 0xBC, 0x11, 0x00, 0xF2, 0xC8, 0x11, 0x82, 0xE7, 0x01, 0x00, 0x06, 0xF7, 0x02, 0x00, 0x00, 0xF0, 0x08, 0x03, 0x04, 0x80, 0x18, 0xE4, 0x20, 0x00, 0x06, 0x12, 0x03, 0xE6, 0x02, 0x00, 0x3E, 0x10, 0x04, 0x80, 0x18, 0xE4, 0x02, 0x00, 0x3A, 0x12, 0x04, 0x80, 0x18, 0xE4, 0xFD, 0x00, 0x04, 0x40, 0x1C, 0x1C, 0x9D, 0xF0, 0xEA, 0x09, 0x1C, 0x1C, 0x9D, 0xF0, 0xF0, 0x09, 0xC1, 0x10, 0x9E, 0xE7, 0x13, 0x00, 0x0A, 0x10, 0x9E, 0xE7, 0x41, 0x00, 0x04, 0x10, 0x9E, 0xE7, 0x24, 0x00, 0x00, 0xFC, 0xBE, 0x00, 0x98, 0x57, 0xD5, 0xF0, 0x8A, 0x02, 0x04, 0xE6, 0x04, 0x00, 0x06, 0x10, 0x04, 0xE6, 0x04, 0x00, 0x9D, 0x41, 0x1C, 0x42, 0x9F, 0xE7, 0x00, 0x00, 0x06, 0xF7, 0x02, 0x00, 0x03, 0xF6, 0xE0, 0x00, 0x3C, 0x14, 0x44, 0x58, 0x45, 0x58, 0x00, 0xF2, 0xF6, 0x0D, 0x00, 0xF2, 0x7E, 0x10, 0x00, 0xF2, 0xC6, 0x0F, 0x3C, 0x14, 0x1E, 0x1C, 0x00, 0xF0, 0x80, 0x01, 0x12, 0x1C, 0x22, 0x1C, 0xD2, 0x14, 0x00, 0xF0, 0x72, 0x01, 0x83, 0x59, 0x03, 0xDC, 0x73, 0x57, 0x80, 0x5D, 0x00, 0x16, 0x83, 0x59, 0x03, 0xDC, 0x38, 0x54, 0x70, 0x57, 0x33, 0x54, 0x3B, 0x54, 0x80, 0x5D, 0x00, 0x16, 0x03, 0x57, 0x83, 0x59, 0x38, 0x54, 0x00, 0xCC, 0x00, 0x16, 0x03, 0x57, 0x83, 0x59, 0x00, 0x4C, 0x00, 0x16, 0x02, 0x80, 0x48, 0xE4, 0x01, 0x00, 0x0E, 0x12, 0x48, 0xE4, 0x05, 0x00, 0x08, 0x12, 0x00, 0xF2, 0xBC, 0x11, 0x00, 0xF2, 0xC8, 0x11, 0xC1, 0x5A, 0x3A, 0x55, 0x02, 0xEC, 0xB5, 0x00, 0x45, 0x59, 0x00, 0xF2, 0xF6, 0x0D, 0x83, 0x58, 0x30, 0xE7, 0x00, 0x00, 0x10, 0x4D, 0x30, 0xE7, 0x40, 0x00, 0x10, 0x4F, 0x38, 0x90, 0xBA, 0x90, 0x10, 0x5C, 0x80, 0x5C, 0x83, 0x5A, 0x10, 0x4E, 0x04, 0xEA, 0xB5, 0x00, 0x43, 0x5B, 0x03, 0xF4, 0xE0, 0x00, 0x83, 0x59, 0x04, 0xCC, 0x01, 0x4A, 0x0A, 0x12, 0x45, 0x5A, 0x00, 0xF2, 0xF6, 0x0D, 0x00, 0xF2, 0x38, 0x10, 0x00, 0x16, 0x08, 0x1C, 0x00, 0xFC, 0xAC, 0x00, 0x06, 0x58, 0x67, 0x18, 0x18, 0xF4, 0x8F, 0xE1, 0x01, 0xFC, 0xAE, 0x00, 0x19, 0xF4, 0x70, 0x1E, 0xB0, 0x54, 0x07, 0x58, 0x00, 0xFC, 0xB0, 0x00, 0x08, 0x58, 0x00, 0xFC, 0xB2, 0x00, 0x09, 0x58, 0x0A, 0x1C, 0x00, 0xE6, 0x0F, 0x00, 0x00, 0xEA, 0xB9, 0x00, 0x38, 0x54, 0x00, 0xFA, 0x24, 0x01, 0x00, 0xFA, 0xB6, 0x00, 0x18, 0x1C, 0x14, 0x1C, 0x10, 0x1C, 0x32, 0x1C, 0x12, 0x1C, 0x00, 0x16, 0x3E, 0x57, 0x0C, 0x14, 0x0E, 0x47, 0x07, 0xE6, 0x10, 0x00, 0xCE, 0x47, 0xF5, 0x13, 0x00, 0x16, 0x00, 0xF2, 0xA2, 0x0D, 0x02, 0x4B, 0x03, 0xF6, 0xE0, 0x00, 0x00, 0xF2, 0x68, 0x0A, 0x01, 0x48, 0x20, 0x12, 0x44, 0x58, 0x45, 0x58, 0x9E, 0xE7, 0x15, 0x00, 0x9C, 0xE7, 0x04, 0x00, 0x00, 0xF2, 0xF6, 0x0D, 0x00, 0xF2, 0x7E, 0x10, 0x00, 0xF2, 0xC6, 0x0F, 0x00, 0xF2, 0x7A, 0x0A, 0x1E, 0x1C, 0xD5, 0x10, 0x00, 0x16, 0x69, 0x08, 0x48, 0xE4, 0x04, 0x00, 0x64, 0x12, 0x48, 0xE4, 0x02, 0x00, 0x20, 0x12, 0x48, 0xE4, 0x03, 0x00, 0x1A, 0x12, 0x48, 0xE4, 0x08, 0x00, 0x14, 0x12, 0x48, 0xE4, 0x01, 0x00, 0xF0, 0x12, 0x48, 0xE4, 0x07, 0x00, 0x12, 0x12, 0x01, 0xE6, 0x07, 0x00, 0x00, 0xF2, 0x4E, 0x0D, 0x00, 0xF2, 0x12, 0x11, 0x05, 0xF0, 0x60, 0x0B, 0x00, 0x16, 0x00, 0xE6, 0x01, 0x00, 0x00, 0xEA, 0x99, 0x00, 0x02, 0x80, 0x48, 0xE4, 0x03, 0x00, 0xE7, 0x12, 0x48, 0xE4, 0x06, 0x00, 0xE1, 0x12, 0x01, 0xE6, 0x06, 0x00, 0x00, 0xF2, 0x4E, 0x0D, 0x00, 0xF2, 0x12, 0x11, 0x04, 0xE6, 0x02, 0x00, 0x9E, 0xE7, 0x15, 0x00, 0x01, 0xF0, 0x1C, 0x0A, 0x00, 0xF0, 0x02, 0x0A, 0x00, 0x16, 0x02, 0x80, 0x48, 0xE4, 0x10, 0x00, 0x1C, 0x12, 0x82, 0xE7, 0x08, 0x00, 0x3C, 0x56, 0x03, 0x82, 0x00, 0xF2, 0xE2, 0x0D, 0x30, 0xE7, 0x08, 0x00, 0x04, 0xF7, 0x70, 0x01, 0x06, 0xF7, 0x02, 0x00, 0x00, 0xF0, 0x80, 0x01, 0x6C, 0x19, 0xED, 0x19, 0x5D, 0xF0, 0xD4, 0x0B, 0x44, 0x55, 0xE5, 0x55, 0x59, 0xF0, 0x52, 0x0C, 0x04, 0x55, 0xA5, 0x55, 0x1F, 0x80, 0x01, 0xEC, 0xB8, 0x00, 0x82, 0x48, 0x82, 0x80, 0x49, 0x44, 0x2E, 0x13, 0x01, 0xEC, 0xB8, 0x00, 0x41, 0xE4, 0x02, 0x00, 0x01, 0xEA, 0xB8, 0x00, 0x49, 0xE4, 0x11, 0x00, 0x59, 0xF0, 0x2E, 0x0C, 0x01, 0xE6, 0x17, 0x00, 0x01, 0xEA, 0xB8, 0x00, 0x02, 0x4B, 0x88, 0x90, 0xAC, 0x50, 0x8A, 0x90, 0xAE, 0x50, 0x01, 0xEC, 0xB8, 0x00, 0x82, 0x48, 0x82, 0x80, 0x10, 0x44, 0x02, 0x4B, 0x1F, 0x40, 0xC0, 0x44, 0x00, 0xF2, 0xB4, 0x0D, 0x04, 0x55, 0xA5, 0x55, 0x9F, 0x10, 0x0C, 0x51, 0x8E, 0x51, 0x30, 0x90, 0xB2, 0x90, 0x00, 0x56, 0xA1, 0x56, 0x30, 0x50, 0xB2, 0x50, 0x34, 0x90, 0xB6, 0x90, 0x40, 0x56, 0xE1, 0x56, 0x34, 0x50, 0xB6, 0x50, 0x65, 0x10, 0xB1, 0xF0, 0x70, 0x0C, 0x85, 0xF0, 0xCA, 0x0B, 0xE9, 0x09, 0x4B, 0xE4, 0x03, 0x00, 0x78, 0x12, 0x4B, 0xE4, 0x02, 0x00, 0x01, 0x13, 0xB1, 0xF0, 0x86, 0x0C, 0x85, 0xF0, 0xCA, 0x0B, 0x69, 0x08, 0x48, 0xE4, 0x03, 0x00, 0xD5, 0xF0, 0x86, 0x0B, 0x00, 0xF2, 0x12, 0x11, 0x85, 0xF0, 0xCA, 0x0B, 0xE8, 0x09, 0x3C, 0x56, 0x00, 0xFC, 0x20, 0x01, 0x98, 0x57, 0x02, 0x13, 0xBB, 0x45, 0x4B, 0xE4, 0x00, 0x00, 0x08, 0x12, 0x03, 0xE6, 0x01, 0x00, 0x04, 0xF6, 0x00, 0x80, 0xA8, 0x14, 0xD2, 0x14, 0x30, 0x1C, 0x02, 0x80, 0x48, 0xE4, 0x03, 0x00, 0x10, 0x13, 0x00, 0xFC, 0xB6, 0x00, 0x98, 0x57, 0x02, 0x13, 0x4C, 0x1C, 0x3E, 0x1C, 0x00, 0xF0, 0x8E, 0x0B, 0x00, 0xFC, 0x24, 0x01, 0xB0, 0x57, 0x00, 0xFA, 0x24, 0x01, 0x4C, 0x1C, 0x3E, 0x1C, 0x00, 0xF2, 0x12, 0x11, 0x86, 0xF0, 0x8E, 0x0B, 0x00, 0xF2, 0x8C, 0x0E, 0x00, 0xF0, 0x8E, 0x0B, 0xB1, 0xF0, 0xF8, 0x0C, 0x85, 0xF0, 0x86, 0x0B, 0x69, 0x08, 0x48, 0xE4, 0x01, 0x00, 0xD5, 0xF0, 0x86, 0x0B, 0xFC, 0x14, 0x42, 0x58, 0x6C, 0x14, 0x80, 0x14, 0x30, 0x1C, 0x4A, 0xF4, 0x02, 0x00, 0x55, 0xF0, 0x86, 0x0B, 0x4A, 0xF4, 0x01, 0x00, 0x0E, 0x12, 0x02, 0x80, 0x48, 0xE4, 0x03, 0x00, 0x06, 0x13, 0x3E, 0x1C, 0x00, 0xF0, 0x8E, 0x0B, 0x00, 0xFC, 0xB6, 0x00, 0xB0, 0x57, 0x00, 0xFA, 0xB6, 0x00, 0x4C, 0x1C, 0x3E, 0x1C, 0x00, 0xF2, 0x12, 0x11, 0x86, 0xF0, 0x8E, 0x0B, 0x00, 0xF2, 0xBA, 0x0E, 0x00, 0xF0, 0x8E, 0x0B, 0x4C, 0x1C, 0xB1, 0xF0, 0x50, 0x0D, 0x85, 0xF0, 0x5C, 0x0D, 0x69, 0x08, 0xF3, 0x10, 0x86, 0xF0, 0x64, 0x0D, 0x4E, 0x1C, 0x89, 0x48, 0x00, 0x16, 0x00, 0xF6, 0x00, 0x01, 0x00, 0x57, 0x00, 0x57, 0x03, 0x58, 0x00, 0xDC, 0x18, 0xF4, 0xFF, 0x7F, 0x30, 0x56, 0x00, 0x5C, 0x00, 0x16, 0x00, 0xF6, 0x00, 0x01, 0x00, 0x57, 0x00, 0x57, 0x03, 0x58, 0x00, 0xDC, 0x18, 0xF4, 0x00, 0x80, 0x30, 0x56, 0x00, 0x5C, 0x00, 0x16, 0x00, 0xF6, 0x00, 0x01, 0x00, 0x57, 0x00, 0x57, 0x03, 0x58, 0x00, 0xDC, 0x0B, 0x58, 0x00, 0x16, 0x03, 0xF6, 0x24, 0x01, 0x00, 0xF2, 0x58, 0x0A, 0x03, 0xF6, 0xB6, 0x00, 0x00, 0xF2, 0x58, 0x0A, 0x00, 0x16, 0x02, 0xEC, 0xB8, 0x00, 0x02, 0x49, 0x18, 0xF4, 0xFF, 0x00, 0x00, 0x54, 0x00, 0x54, 0x00, 0x54, 0x00, 0xF4, 0x08, 0x00, 0xE1, 0x18, 0x80, 0x54, 0x03, 0x58, 0x00, 0xDD, 0x01, 0xDD, 0x02, 0xDD, 0x03, 0xDC, 0x02, 0x4B, 0x30, 0x50, 0xB2, 0x50, 0x34, 0x51, 0xB6, 0x51, 0x00, 0x16, 0x45, 0x5A, 0x1D, 0xF4, 0xFF, 0x00, 0x85, 0x56, 0x85, 0x56, 0x85, 0x56, 0x05, 0xF4, 0x02, 0x12, 0x83, 0x5A, 0x00, 0x16, 0x1D, 0xF4, 0xFF, 0x00, 0x85, 0x56, 0x85, 0x56, 0x85, 0x56, 0x05, 0xF4, 0x00, 0x12, 0x83, 0x5A, 0x00, 0x16, 0x38, 0x54, 0xBB, 0x55, 0x3C, 0x56, 0xBD, 0x56, 0x00, 0xF2, 0x12, 0x11, 0x85, 0xF0, 0x82, 0x0E, 0xE9, 0x09, 0xC1, 0x59, 0x00, 0xF2, 0x12, 0x11, 0x85, 0xF0, 0x82, 0x0E, 0xE8, 0x0A, 0x83, 0x55, 0x83, 0x55, 0x4B, 0xF4, 0x90, 0x01, 0x5C, 0xF0, 0x36, 0x0E, 0xBD, 0x56, 0x40, 0x10, 0x4B, 0xF4, 0x30, 0x00, 0x59, 0xF0, 0x48, 0x0E, 0x01, 0xF6, 0x0C, 0x00, 0x00, 0xF6, 0x01, 0x00, 0x2E, 0x10, 0x02, 0xFC, 0x9C, 0x00, 0x9A, 0x57, 0x14, 0x13, 0x4B, 0xF4, 0x64, 0x00, 0x59, 0xF0, 0x64, 0x0E, 0x03, 0xF6, 0x64, 0x00, 0x01, 0xF6, 0x19, 0x00, 0x00, 0xF6, 0x01, 0x00, 0x43, 0xF4, 0x33, 0x00, 0x56, 0xF0, 0x76, 0x0E, 0x04, 0xF4, 0x00, 0x01, 0x43, 0xF4, 0x19, 0x00, 0xF3, 0x10, 0xB4, 0x56, 0xC3, 0x58, 0x02, 0xFC, 0x9E, 0x00, 0x9A, 0x57, 0x08, 0x13, 0x3C, 0x56, 0x00, 0xF6, 0x02, 0x00, 0x00, 0x16, 0x00, 0x16, 0x09, 0xE7, 0x01, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x86, 0xF0, 0xB8, 0x0E, 0x09, 0xE7, 0x02, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x86, 0xF0, 0xB8, 0x0E, 0x09, 0xE7, 0x03, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x86, 0xF0, 0xB8, 0x0E, 0x4E, 0x1C, 0x89, 0x49, 0x00, 0xF2, 0x12, 0x11, 0x00, 0x16, 0x09, 0xE7, 0x01, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x86, 0xF0, 0xF2, 0x0E, 0x09, 0xE7, 0x03, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x86, 0xF0, 0xF2, 0x0E, 0x09, 0xE7, 0x01, 0x00, 0x00, 0xF2, 0x12, 0x11, 0x86, 0xF0, 0xF2, 0x0E, 0x89, 0x49, 0x00, 0xF2, 0x12, 0x11, 0x86, 0xF0, 0xF2, 0x0E, 0x4E, 0x1C, 0x89, 0x4A, 0x00, 0xF2, 0x12, 0x11, 0x00, 0x16, 0x3C, 0x56, 0x00, 0x16, 0x00, 0xEC, 0x26, 0x01, 0x48, 0xE4, 0x01, 0x00, 0x1E, 0x13, 0x38, 0x44, 0x00, 0xEA, 0x26, 0x01, 0x49, 0xF4, 0x00, 0x00, 0x04, 0x12, 0x4E, 0x1C, 0x02, 0x10, 0x4C, 0x1C, 0x01, 0xEC, 0x27, 0x01, 0x89, 0x48, 0x00, 0xF2, 0x12, 0x11, 0x02, 0x14, 0x00, 0x16, 0x85, 0xF0, 0x52, 0x0F, 0x38, 0x54, 0x00, 0xEA, 0x99, 0x00, 0x00, 0xF2, 0x60, 0x0B, 0x02, 0x80, 0x48, 0xE4, 0x06, 0x00, 0x1C, 0x13, 0x00, 0xEC, 0x99, 0x00, 0x48, 0xE4, 0x01, 0x00, 0x0A, 0x12, 0x04, 0x80, 0x30, 0xE4, 0x01, 0x00, 0x04, 0x40, 0x08, 0x10, 0x04, 0x80, 0x18, 0xE4, 0xFE, 0x00, 0x04, 0x40, 0x00, 0x16, 0x02, 0xF6, 0xE0, 0x00, 0x02, 0x57, 0x03, 0x59, 0x01, 0xCC, 0x81, 0x48, 0x22, 0x12, 0x00, 0x4E, 0x83, 0x5A, 0x90, 0x4C, 0x20, 0xE7, 0x00, 0x00, 0xC3, 0x58, 0x1B, 0xF4, 0xFF, 0x00, 0x83, 0x55, 0x83, 0x55, 0x83, 0x55, 0x03, 0xF4, 0x00, 0x12, 0x8B, 0x55, 0x83, 0x59, 0x00, 0x4E, 0x00, 0x16, 0x00, 0x4E, 0x02, 0xF6, 0xF0, 0x00, 0x02, 0x57, 0x03, 0x59, 0x00, 0x4E, 0x83, 0x5A, 0x30, 0xE7, 0x00, 0x00, 0x20, 0xE7, 0x00, 0x00, 0x00, 0x16, 0x02, 0xF6, 0xF0, 0x00, 0x02, 0x57, 0x03, 0x59, 0x01, 0xCC, 0x00, 0x4E, 0x83, 0x5A, 0x30, 0xE7, 0x00, 0x00, 0x80, 0x4C, 0xC3, 0x58, 0x1B, 0xF4, 0xFF, 0x00, 0x83, 0x55, 0x83, 0x55, 0x83, 0x55, 0x03, 0xF4, 0x00, 0x12, 0x83, 0x59, 0x00, 0x4E, 0x00, 0x16, 0x03, 0xF6, 0xE0, 0x00, 0x03, 0x57, 0x83, 0x59, 0x3A, 0x55, 0x02, 0xCC, 0x45, 0x5A, 0x00, 0xF2, 0xF6, 0x0D, 0xC0, 0x5A, 0x40, 0x5C, 0x38, 0x54, 0x00, 0xCD, 0x01, 0xCC, 0x4A, 0x46, 0x0A, 0x13, 0x83, 0x59, 0x00, 0x4C, 0x01, 0x48, 0x16, 0x13, 0x0C, 0x10, 0xC5, 0x58, 0x00, 0xF2, 0xF6, 0x0D, 0x00, 0x4C, 0x01, 0x48, 0x08, 0x13, 0x05, 0xF6, 0xF0, 0x00, 0x05, 0x57, 0x08, 0x10, 0x45, 0x58, 0x00, 0xF2, 0xF6, 0x0D, 0x8D, 0x56, 0x83, 0x5A, 0x80, 0x4C, 0x05, 0x17, 0x00, 0x16, 0x02, 0x4B, 0x06, 0xF7, 0x04, 0x00, 0x62, 0x0B, 0x03, 0x82, 0x00, 0xF2, 0xE2, 0x0D, 0x02, 0x80, 0x00, 0x4C, 0x45, 0xF4, 0x02, 0x00, 0x52, 0x14, 0x06, 0xF7, 0x02, 0x00, 0x06, 0x14, 0x00, 0xF2, 0x54, 0x0F, 0x00, 0x16, 0x02, 0x4B, 0x01, 0xF6, 0xFF, 0x00, 0x38, 0x1C, 0x05, 0xF4, 0x04, 0x00, 0x83, 0x5A, 0x18, 0xDF, 0x19, 0xDF, 0x1D, 0xF7, 0x3C, 0x00, 0xB8, 0xF0, 0x4E, 0x10, 0x9C, 0x14, 0x01, 0x48, 0x1C, 0x13, 0x0E, 0xF7, 0x3C, 0x00, 0x03, 0xF7, 0x04, 0x00, 0xAF, 0x19, 0x03, 0x42, 0x45, 0xF4, 0x02, 0x00, 0x83, 0x5A, 0x02, 0xCC, 0x02, 0x41, 0x45, 0xF4, 0x02, 0x00, 0x00, 0x16, 0x91, 0x44, 0xD5, 0xF0, 0x3E, 0x10, 0x00, 0xF0, 0x9E, 0x02, 0x01, 0xF6, 0xFF, 0x00, 0x38, 0x1C, 0x05, 0xF4, 0x04, 0x00, 0x83, 0x5A, 0x18, 0xDF, 0x19, 0xDF, 0x0E, 0xF7, 0x3C, 0x00, 0x03, 0xF7, 0x04, 0x00, 0x0F, 0x79, 0x1C, 0xF7, 0x3C, 0x00, 0xB8, 0xF0, 0x9C, 0x10, 0x4E, 0x14, 0x01, 0x48, 0x06, 0x13, 0x45, 0xF4, 0x04, 0x00, 0x00, 0x16, 0x91, 0x44, 0xD5, 0xF0, 0x82, 0x10, 0x00, 0xF0, 0x9E, 0x02, 0x02, 0xF6, 0xFF, 0x00, 0x38, 0x1C, 0x2C, 0xBC, 0xAE, 0xBC, 0xE2, 0x08, 0x00, 0xEC, 0xB8, 0x00, 0x02, 0x48, 0x1D, 0xF7, 0x80, 0x00, 0xB8, 0xF0, 0xCC, 0x10, 0x1E, 0x14, 0x01, 0x48, 0x0E, 0x13, 0x0E, 0xF7, 0x80, 0x00, 0x38, 0x54, 0x03, 0x58, 0xAF, 0x19, 0x82, 0x48, 0x00, 0x16, 0x82, 0x48, 0x12, 0x45, 0xD5, 0xF0, 0xBA, 0x10, 0x00, 0xF0, 0x9E, 0x02, 0x39, 0xF0, 0xF8, 0x10, 0x38, 0x44, 0x00, 0x16, 0x7E, 0x18, 0x18, 0xF4, 0x03, 0x00, 0x04, 0x13, 0x61, 0x18, 0x00, 0x16, 0x38, 0x1C, 0x00, 0xFC, 0x22, 0x01, 0x18, 0xF4, 0x01, 0x00, 0xF1, 0x12, 0xE3, 0x10, 0x30, 0x44, 0x30, 0x44, 0x30, 0x44, 0xB1, 0xF0, 0x18, 0x11, 0x00, 0x16, 0x3E, 0x57, 0x03, 0xF6, 0xE0, 0x00, 0x03, 0x57, 0x83, 0x59, 0x04, 0xCC, 0x01, 0x4A, 0x6A, 0x12, 0x45, 0x5A, 0x00, 0xF2, 0xF6, 0x0D, 0x02, 0x4B, 0x70, 0x14, 0x34, 0x13, 0x02, 0x80, 0x48, 0xE4, 0x08, 0x00, 0x18, 0x12, 0x9C, 0xE7, 0x02, 0x00, 0x9E, 0xE7, 0x15, 0x00, 0x00, 0xF2, 0xC6, 0x0F, 0x00, 0xF2, 0x7A, 0x0A, 0x1E, 0x1C, 0x01, 0xF6, 0x01, 0x00, 0x00, 0x16, 0x30, 0xE4, 0x10, 0x00, 0x04, 0x40, 0x00, 0xF2, 0xE2, 0x0D, 0x20, 0xE7, 0x01, 0x00, 0x01, 0xF6, 0x01, 0x00, 0x00, 0x16, 0x04, 0xDC, 0x01, 0x4A, 0x24, 0x12, 0x45, 0x5A, 0x00, 0xF2, 0xF6, 0x0D, 0x43, 0x5B, 0x06, 0xEC, 0x98, 0x00, 0x00, 0xF2, 0x38, 0x10, 0xC6, 0x59, 0x20, 0x14, 0x0A, 0x13, 0x00, 0xF2, 0xC6, 0x0F, 0x00, 0xF2, 0x14, 0x10, 0xA7, 0x10, 0x83, 0x5A, 0xD7, 0x10, 0x0E, 0x47, 0x07, 0xE6, 0x10, 0x00, 0xCE, 0x47, 0x5A, 0xF0, 0x20, 0x11, 0xB9, 0x54, 0x00, 0x16, 0x14, 0x90, 0x96, 0x90, 0x02, 0xFC, 0xA8, 0x00, 0x03, 0xFC, 0xAA, 0x00, 0x48, 0x55, 0x02, 0x13, 0xC9, 0x55, 0x00, 0x16, 0x00, 0xEC, 0xBA, 0x00, 0x10, 0x44, 0x00, 0xEA, 0xBA, 0x00, 0x00, 0x16, 0x03, 0xF6, 0xC0, 0x00, 0x00, 0xF2, 0x68, 0x0A, 0x10, 0x44, 0x00, 0x4C, 0x00, 0x16 }; unsigned short _adv_mcode_size ASC_INITDATA = sizeof(_adv_mcode_buf); /* 0x11D6 */ unsigned long _adv_mcode_chksum ASC_INITDATA = 0x03494981UL; /* a_init.c */ /* * EEPROM Configuration. * * All drivers should use this structure to set the default EEPROM * configuration. The BIOS now uses this structure when it is built. * Additional structure information can be found in a_condor.h where * the structure is defined. */ STATIC ADVEEP_CONFIG Default_EEPROM_Config ASC_INITDATA = { ADV_EEPROM_BIOS_ENABLE, /* cfg_msw */ 0x0000, /* cfg_lsw */ 0xFFFF, /* disc_enable */ 0xFFFF, /* wdtr_able */ 0xFFFF, /* sdtr_able */ 0xFFFF, /* start_motor */ 0xFFFF, /* tagqng_able */ 0xFFFF, /* bios_scan */ 0, /* scam_tolerant */ 7, /* adapter_scsi_id */ 0, /* bios_boot_delay */ 3, /* scsi_reset_delay */ 0, /* bios_id_lun */ 0, /* termination */ 0, /* reserved1 */ 0xFFEF, /* bios_ctrl */ 0xFFFF, /* ultra_able */ 0, /* reserved2 */ ASC_DEF_MAX_HOST_QNG, /* max_host_qng */ ASC_DEF_MAX_DVC_QNG, /* max_dvc_qng */ 0, /* dvc_cntl */ 0, /* bug_fix */ 0, /* serial_number_word1 */ 0, /* serial_number_word2 */ 0, /* serial_number_word3 */ 0, /* check_sum */ { 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 }, /* oem_name[16] */ 0, /* dvc_err_code */ 0, /* adv_err_code */ 0, /* adv_err_addr */ 0, /* saved_dvc_err_code */ 0, /* saved_adv_err_code */ 0, /* saved_adv_err_addr */ 0 /* num_of_err */ }; /* * Initialize the ADV_DVC_VAR structure. * * On failure set the ADV_DVC_VAR field 'err_code' and return ADV_ERROR. * * For a non-fatal error return a warning code. If there are no warnings * then 0 is returned. */ ASC_INITFUNC( int AdvInitGetConfig(ADV_DVC_VAR *asc_dvc) ) { ushort warn_code; AdvPortAddr iop_base; uchar pci_cmd_reg; int status; warn_code = 0; asc_dvc->err_code = 0; iop_base = asc_dvc->iop_base; /* * PCI Command Register */ if (((pci_cmd_reg = DvcAdvReadPCIConfigByte(asc_dvc, AscPCIConfigCommandRegister)) & AscPCICmdRegBits_BusMastering) != AscPCICmdRegBits_BusMastering) { pci_cmd_reg |= AscPCICmdRegBits_BusMastering; DvcAdvWritePCIConfigByte(asc_dvc, AscPCIConfigCommandRegister, pci_cmd_reg); if (((DvcAdvReadPCIConfigByte(asc_dvc, AscPCIConfigCommandRegister)) & AscPCICmdRegBits_BusMastering) != AscPCICmdRegBits_BusMastering) { warn_code |= ASC_WARN_SET_PCI_CONFIG_SPACE; } } /* * PCI Latency Timer * * If the "latency timer" register is 0x20 or above, then we don't need * to change it. Otherwise, set it to 0x20 (i.e. set it to 0x20 if it * comes up less than 0x20). */ if (DvcAdvReadPCIConfigByte(asc_dvc, AscPCIConfigLatencyTimer) < 0x20) { DvcAdvWritePCIConfigByte(asc_dvc, AscPCIConfigLatencyTimer, 0x20); if (DvcAdvReadPCIConfigByte(asc_dvc, AscPCIConfigLatencyTimer) < 0x20) { warn_code |= ASC_WARN_SET_PCI_CONFIG_SPACE; } } /* * Save the state of the PCI Configuration Command Register * "Parity Error Response Control" Bit. If the bit is clear (0), * in AdvInitAsc3550Driver() tell the microcode to ignore DMA * parity errors. */ asc_dvc->cfg->control_flag = 0; if (((DvcAdvReadPCIConfigByte(asc_dvc, AscPCIConfigCommandRegister) & AscPCICmdRegBits_ParErrRespCtrl)) == 0) { asc_dvc->cfg->control_flag |= CONTROL_FLAG_IGNORE_PERR; } asc_dvc->cur_host_qng = 0; asc_dvc->cfg->lib_version = (ADV_LIB_VERSION_MAJOR << 8) | ADV_LIB_VERSION_MINOR; asc_dvc->cfg->chip_version = AdvGetChipVersion(iop_base, asc_dvc->bus_type); /* * Reset the chip to start and allow register writes. */ if (AdvFindSignature(iop_base) == 0) { asc_dvc->err_code = ASC_IERR_BAD_SIGNATURE; return ADV_ERROR; } else { AdvResetChip(asc_dvc); if ((status = AdvInitFromEEP(asc_dvc)) == ADV_ERROR) { return ADV_ERROR; } warn_code |= status; /* * Reset the SCSI Bus if the EEPROM indicates that SCSI Bus * Resets should be performed. */ if (asc_dvc->bios_ctrl & BIOS_CTRL_RESET_SCSI_BUS) { AdvResetSCSIBus(asc_dvc); } } return warn_code; } /* * Initialize the ASC3550. * * On failure set the ADV_DVC_VAR field 'err_code' and return ADV_ERROR. * * For a non-fatal error return a warning code. If there are no warnings * then 0 is returned. */ ASC_INITFUNC( int AdvInitAsc3550Driver(ADV_DVC_VAR *asc_dvc) ) { AdvPortAddr iop_base; ushort warn_code; ulong sum; int begin_addr; int end_addr; int code_sum; int word; int rql_addr; /* RISC Queue List address */ int i; ushort scsi_cfg1; uchar biosmem[ASC_MC_BIOSLEN]; /* BIOS RISC Memory 0x40-0x8F. */ /* If there is already an error, don't continue. */ if (asc_dvc->err_code != 0) { return ADV_ERROR; } warn_code = 0; iop_base = asc_dvc->iop_base; /* * Save the RISC memory BIOS region before writing the microcode. * The BIOS may already be loaded and using its RISC LRAM region * so its region must be saved and restored. * * Note: This code makes the assumption, which is currently true, * that a chip reset does not clear RISC LRAM. */ for (i = 0; i < ASC_MC_BIOSLEN; i++) { AdvReadByteLram(iop_base, ASC_MC_BIOSMEM + i, biosmem[i]); } /* * Load the Microcode * * Write the microcode image to RISC memory starting at address 0. */ AdvWriteWordRegister(iop_base, IOPW_RAM_ADDR, 0); for (word = 0; word < _adv_mcode_size; word += 2) { AdvWriteWordAutoIncLram(iop_base, *((ushort *) (&_adv_mcode_buf[word]))); } /* * Clear the rest of Condor's Internal RAM (8KB). */ for (; word < ADV_CONDOR_MEMSIZE; word += 2) { AdvWriteWordAutoIncLram(iop_base, 0); } /* * Verify the microcode checksum. */ sum = 0; AdvWriteWordRegister(iop_base, IOPW_RAM_ADDR, 0); for (word = 0; word < _adv_mcode_size; word += 2) { sum += AdvReadWordAutoIncLram(iop_base); } if (sum != _adv_mcode_chksum) { asc_dvc->err_code |= ASC_IERR_MCODE_CHKSUM; return ADV_ERROR; } /* * Restore the RISC memory BIOS region. */ for (i = 0; i < ASC_MC_BIOSLEN; i++) { AdvWriteByteLram(iop_base, ASC_MC_BIOSMEM + i, biosmem[i]); } /* * Calculate and write the microcode code checksum to the microcode * code checksum location ASC_MC_CODE_CHK_SUM (0x2C). */ AdvReadWordLram(iop_base, ASC_MC_CODE_BEGIN_ADDR, begin_addr); AdvReadWordLram(iop_base, ASC_MC_CODE_END_ADDR, end_addr); code_sum = 0; for (word = begin_addr; word < end_addr; word += 2) { code_sum += *((ushort *) (&_adv_mcode_buf[word])); } AdvWriteWordLram(iop_base, ASC_MC_CODE_CHK_SUM, code_sum); /* * Read microcode version and date. */ AdvReadWordLram(iop_base, ASC_MC_VERSION_DATE, asc_dvc->cfg->mcode_date); AdvReadWordLram(iop_base, ASC_MC_VERSION_NUM, asc_dvc->cfg->mcode_version); /* * Initialize microcode operating variables */ AdvWriteWordLram(iop_base, ASC_MC_ADAPTER_SCSI_ID, asc_dvc->chip_scsi_id); /* * If the PCI Configuration Command Register "Parity Error Response * Control" Bit was clear (0), then set the microcode variable * 'control_flag' CONTROL_FLAG_IGNORE_PERR flag to tell the microcode * to ignore DMA parity errors. */ if (asc_dvc->cfg->control_flag & CONTROL_FLAG_IGNORE_PERR) { /* * Note: Don't remove the use of a temporary variable in * the following code, otherwise the Microsoft C compiler * will turn the following lines into a no-op. */ AdvReadWordLram(iop_base, ASC_MC_CONTROL_FLAG, word); word |= CONTROL_FLAG_IGNORE_PERR; AdvWriteWordLram(iop_base, ASC_MC_CONTROL_FLAG, word); } /* * Set default microcode operating variables for WDTR, SDTR, and * command tag queuing based on the EEPROM configuration values. * * These ADV_DVC_VAR fields and the microcode variables will be * changed in AdvInquiryHandling() if it is found a device is * incapable of a particular feature. */ /* * Set the microcode ULTRA target mask from EEPROM value. The * SDTR target mask overrides the ULTRA target mask in the * microcode so it is safe to set this value without determining * whether the device supports SDTR. * * Note: There is no way to know whether a device supports ULTRA * speed without attempting a SDTR ULTRA speed negotiation with * the device. The device will reject the speed if it does not * support it by responding with an SDTR message containing a * slower speed. */ AdvWriteWordLram(iop_base, ASC_MC_ULTRA_ABLE, asc_dvc->ultra_able); AdvWriteWordLram(iop_base, ASC_MC_DISC_ENABLE, asc_dvc->cfg->disc_enable); /* * Set SCSI_CFG0 Microcode Default Value. * * The microcode will set the SCSI_CFG0 register using this value * after it is started below. */ AdvWriteWordLram(iop_base, ASC_MC_DEFAULT_SCSI_CFG0, PARITY_EN | SEL_TMO_LONG | OUR_ID_EN | asc_dvc->chip_scsi_id); /* * Determine SCSI_CFG1 Microcode Default Value. * * The microcode will set the SCSI_CFG1 register using this value * after it is started below. */ /* Read current SCSI_CFG1 Register value. */ scsi_cfg1 = AdvReadWordRegister(iop_base, IOPW_SCSI_CFG1); /* * If all three connectors are in use, return an error. */ if ((scsi_cfg1 & CABLE_ILLEGAL_A) == 0 || (scsi_cfg1 & CABLE_ILLEGAL_B) == 0) { asc_dvc->err_code |= ASC_IERR_ILLEGAL_CONNECTION; return ADV_ERROR; } /* * If the internal narrow cable is reversed all of the SCSI_CTRL * register signals will be set. Check for and return an error if * this condition is found. */ if ((AdvReadWordRegister(iop_base, IOPW_SCSI_CTRL) & 0x3F07) == 0x3F07) { asc_dvc->err_code |= ASC_IERR_REVERSED_CABLE; return ADV_ERROR; } /* * If this is a differential board and a single-ended device * is attached to one of the connectors, return an error. */ if ((scsi_cfg1 & DIFF_MODE) && (scsi_cfg1 & DIFF_SENSE) == 0) { asc_dvc->err_code |= ASC_IERR_SINGLE_END_DEVICE; return ADV_ERROR; } /* * If automatic termination control is enabled, then set the * termination value based on a table listed in a_condor.h. * * If manual termination was specified with an EEPROM setting * then 'termination' was set-up in AdvInitFromEEP() and * is ready to be 'ored' into SCSI_CFG1. */ if (asc_dvc->cfg->termination == 0) { /* * The software always controls termination by setting TERM_CTL_SEL. * If TERM_CTL_SEL were set to 0, the hardware would set termination. */ asc_dvc->cfg->termination |= TERM_CTL_SEL; switch(scsi_cfg1 & CABLE_DETECT) { /* TERM_CTL_H: on, TERM_CTL_L: on */ case 0x3: case 0x7: case 0xB: case 0xD: case 0xE: case 0xF: asc_dvc->cfg->termination |= (TERM_CTL_H | TERM_CTL_L); break; /* TERM_CTL_H: on, TERM_CTL_L: off */ case 0x1: case 0x5: case 0x9: case 0xA: case 0xC: asc_dvc->cfg->termination |= TERM_CTL_H; break; /* TERM_CTL_H: off, TERM_CTL_L: off */ case 0x2: case 0x6: break; } } /* * Clear any set TERM_CTL_H and TERM_CTL_L bits. */ scsi_cfg1 &= ~TERM_CTL; /* * Invert the TERM_CTL_H and TERM_CTL_L bits and then * set 'scsi_cfg1'. The TERM_POL bit does not need to be * referenced, because the hardware internally inverts * the Termination High and Low bits if TERM_POL is set. */ scsi_cfg1 |= (TERM_CTL_SEL | (~asc_dvc->cfg->termination & TERM_CTL)); /* * Set SCSI_CFG1 Microcode Default Value * * Set filter value and possibly modified termination control * bits in the Microcode SCSI_CFG1 Register Value. * * The microcode will set the SCSI_CFG1 register using this value * after it is started below. */ AdvWriteWordLram(iop_base, ASC_MC_DEFAULT_SCSI_CFG1, FLTR_11_TO_20NS | scsi_cfg1); /* * Set SEL_MASK Microcode Default Value * * The microcode will set the SEL_MASK register using this value * after it is started below. */ AdvWriteWordLram(iop_base, ASC_MC_DEFAULT_SEL_MASK, ADV_TID_TO_TIDMASK(asc_dvc->chip_scsi_id)); /* * Link all the RISC Queue Lists together in a doubly-linked * NULL terminated list. * * Skip the NULL (0) queue which is not used. */ for (i = 1, rql_addr = ASC_MC_RISC_Q_LIST_BASE + ASC_MC_RISC_Q_LIST_SIZE; i < ASC_MC_RISC_Q_TOTAL_CNT; i++, rql_addr += ASC_MC_RISC_Q_LIST_SIZE) { /* * Set the current RISC Queue List's RQL_FWD and RQL_BWD pointers * in a one word write and set the state (RQL_STATE) to free. */ AdvWriteWordLram(iop_base, rql_addr, ((i + 1) + ((i - 1) << 8))); AdvWriteByteLram(iop_base, rql_addr + RQL_STATE, ASC_MC_QS_FREE); } /* * Set the Host and RISC Queue List pointers. * * Both sets of pointers are initialized with the same values: * ASC_MC_RISC_Q_FIRST(0x01) and ASC_MC_RISC_Q_LAST (0xFF). */ AdvWriteByteLram(iop_base, ASC_MC_HOST_NEXT_READY, ASC_MC_RISC_Q_FIRST); AdvWriteByteLram(iop_base, ASC_MC_HOST_NEXT_DONE, ASC_MC_RISC_Q_LAST); AdvWriteByteLram(iop_base, ASC_MC_RISC_NEXT_READY, ASC_MC_RISC_Q_FIRST); AdvWriteByteLram(iop_base, ASC_MC_RISC_NEXT_DONE, ASC_MC_RISC_Q_LAST); /* * Finally, set up the last RISC Queue List (255) with * a NULL forward pointer. */ AdvWriteWordLram(iop_base, rql_addr, (ASC_MC_NULL_Q + ((i - 1) << 8))); AdvWriteByteLram(iop_base, rql_addr + RQL_STATE, ASC_MC_QS_FREE); AdvWriteByteRegister(iop_base, IOPB_INTR_ENABLES, (ADV_INTR_ENABLE_HOST_INTR | ADV_INTR_ENABLE_GLOBAL_INTR)); /* * Note: Don't remove the use of a temporary variable in * the following code, otherwise the Microsoft C compiler * will turn the following lines into a no-op. */ AdvReadWordLram(iop_base, ASC_MC_CODE_BEGIN_ADDR, word); AdvWriteWordRegister(iop_base, IOPW_PC, word); /* finally, finally, gentlemen, start your engine */ AdvWriteWordRegister(iop_base, IOPW_RISC_CSR, ADV_RISC_CSR_RUN); return warn_code; } /* * Read the board's EEPROM configuration. Set fields in ADV_DVC_VAR and * ADV_DVC_CFG based on the EEPROM settings. The chip is stopped while * all of this is done. * * On failure set the ADV_DVC_VAR field 'err_code' and return ADV_ERROR. * * For a non-fatal error return a warning code. If there are no warnings * then 0 is returned. * * Note: Chip is stopped on entry. */ ASC_INITFUNC( STATIC int AdvInitFromEEP(ADV_DVC_VAR *asc_dvc) ) { AdvPortAddr iop_base; ushort warn_code; ADVEEP_CONFIG eep_config; int i; iop_base = asc_dvc->iop_base; warn_code = 0; /* * Read the board's EEPROM configuration. * * Set default values if a bad checksum is found. */ if (AdvGetEEPConfig(iop_base, &eep_config) != eep_config.check_sum) { warn_code |= ASC_WARN_EEPROM_CHKSUM; /* * Set EEPROM default values. */ for (i = 0; i < sizeof(ADVEEP_CONFIG); i++) { *((uchar *) &eep_config + i) = *((uchar *) &Default_EEPROM_Config + i); } /* * Assume the 6 byte board serial number that was read * from EEPROM is correct even if the EEPROM checksum * failed. */ eep_config.serial_number_word3 = AdvReadEEPWord(iop_base, ASC_EEP_DVC_CFG_END - 1); eep_config.serial_number_word2 = AdvReadEEPWord(iop_base, ASC_EEP_DVC_CFG_END - 2); eep_config.serial_number_word1 = AdvReadEEPWord(iop_base, ASC_EEP_DVC_CFG_END - 3); AdvSetEEPConfig(iop_base, &eep_config); } /* * Set ADV_DVC_VAR and ADV_DVC_CFG variables from the * EEPROM configuration that was read. * * This is the mapping of EEPROM fields to Adv Library fields. */ asc_dvc->wdtr_able = eep_config.wdtr_able; asc_dvc->sdtr_able = eep_config.sdtr_able; asc_dvc->ultra_able = eep_config.ultra_able; asc_dvc->tagqng_able = eep_config.tagqng_able; asc_dvc->cfg->disc_enable = eep_config.disc_enable; asc_dvc->max_host_qng = eep_config.max_host_qng; asc_dvc->max_dvc_qng = eep_config.max_dvc_qng; asc_dvc->chip_scsi_id = (eep_config.adapter_scsi_id & ADV_MAX_TID); asc_dvc->start_motor = eep_config.start_motor; asc_dvc->scsi_reset_wait = eep_config.scsi_reset_delay; asc_dvc->cfg->bios_boot_wait = eep_config.bios_boot_delay; asc_dvc->bios_ctrl = eep_config.bios_ctrl; asc_dvc->no_scam = eep_config.scam_tolerant; asc_dvc->cfg->serial1 = eep_config.serial_number_word1; asc_dvc->cfg->serial2 = eep_config.serial_number_word2; asc_dvc->cfg->serial3 = eep_config.serial_number_word3; /* * Set the host maximum queuing (max. 253, min. 16) and the per device * maximum queuing (max. 63, min. 4). */ if (eep_config.max_host_qng > ASC_DEF_MAX_HOST_QNG) { eep_config.max_host_qng = ASC_DEF_MAX_HOST_QNG; } else if (eep_config.max_host_qng < ASC_DEF_MIN_HOST_QNG) { /* If the value is zero, assume it is uninitialized. */ if (eep_config.max_host_qng == 0) { eep_config.max_host_qng = ASC_DEF_MAX_HOST_QNG; } else { eep_config.max_host_qng = ASC_DEF_MIN_HOST_QNG; } } if (eep_config.max_dvc_qng > ASC_DEF_MAX_DVC_QNG) { eep_config.max_dvc_qng = ASC_DEF_MAX_DVC_QNG; } else if (eep_config.max_dvc_qng < ASC_DEF_MIN_DVC_QNG) { /* If the value is zero, assume it is uninitialized. */ if (eep_config.max_dvc_qng == 0) { eep_config.max_dvc_qng = ASC_DEF_MAX_DVC_QNG; } else { eep_config.max_dvc_qng = ASC_DEF_MIN_DVC_QNG; } } /* * If 'max_dvc_qng' is greater than 'max_host_qng', then * set 'max_dvc_qng' to 'max_host_qng'. */ if (eep_config.max_dvc_qng > eep_config.max_host_qng) { eep_config.max_dvc_qng = eep_config.max_host_qng; } /* * Set ADV_DVC_VAR 'max_host_qng' and ADV_DVC_CFG 'max_dvc_qng' * values based on possibly adjusted EEPROM values. */ asc_dvc->max_host_qng = eep_config.max_host_qng; asc_dvc->max_dvc_qng = eep_config.max_dvc_qng; /* * If the EEPROM 'termination' field is set to automatic (0), then set * the ADV_DVC_CFG 'termination' field to automatic also. * * If the termination is specified with a non-zero 'termination' * value check that a legal value is set and set the ADV_DVC_CFG * 'termination' field appropriately. */ if (eep_config.termination == 0) { asc_dvc->cfg->termination = 0; /* auto termination */ } else { /* Enable manual control with low off / high off. */ if (eep_config.termination == 1) { asc_dvc->cfg->termination = TERM_CTL_SEL; /* Enable manual control with low off / high on. */ } else if (eep_config.termination == 2) { asc_dvc->cfg->termination = TERM_CTL_SEL | TERM_CTL_H; /* Enable manual control with low on / high on. */ } else if (eep_config.termination == 3) { asc_dvc->cfg->termination = TERM_CTL_SEL | TERM_CTL_H | TERM_CTL_L; } else { /* * The EEPROM 'termination' field contains a bad value. Use * automatic termination instead. */ asc_dvc->cfg->termination = 0; warn_code |= ASC_WARN_EEPROM_TERMINATION; } } return warn_code; } /* * Read EEPROM configuration into the specified buffer. * * Return a checksum based on the EEPROM configuration read. */ ASC_INITFUNC( STATIC ushort AdvGetEEPConfig(AdvPortAddr iop_base, ADVEEP_CONFIG *cfg_buf) ) { ushort wval, chksum; ushort *wbuf; int eep_addr; wbuf = (ushort *) cfg_buf; chksum = 0; for (eep_addr = ASC_EEP_DVC_CFG_BEGIN; eep_addr < ASC_EEP_DVC_CFG_END; eep_addr++, wbuf++) { wval = AdvReadEEPWord(iop_base, eep_addr); chksum += wval; *wbuf = wval; } *wbuf = AdvReadEEPWord(iop_base, eep_addr); wbuf++; for (eep_addr = ASC_EEP_DVC_CTL_BEGIN; eep_addr < ASC_EEP_MAX_WORD_ADDR; eep_addr++, wbuf++) { *wbuf = AdvReadEEPWord(iop_base, eep_addr); } return chksum; } /* * Read the EEPROM from specified location */ ASC_INITFUNC( STATIC ushort AdvReadEEPWord(AdvPortAddr iop_base, int eep_word_addr) ) { AdvWriteWordRegister(iop_base, IOPW_EE_CMD, ASC_EEP_CMD_READ | eep_word_addr); AdvWaitEEPCmd(iop_base); return AdvReadWordRegister(iop_base, IOPW_EE_DATA); } /* * Wait for EEPROM command to complete */ ASC_INITFUNC( STATIC void AdvWaitEEPCmd(AdvPortAddr iop_base) ) { int eep_delay_ms; for (eep_delay_ms = 0; eep_delay_ms < ASC_EEP_DELAY_MS; eep_delay_ms++) { if (AdvReadWordRegister(iop_base, IOPW_EE_CMD) & ASC_EEP_CMD_DONE) { break; } DvcSleepMilliSecond(1); } if ((AdvReadWordRegister(iop_base, IOPW_EE_CMD) & ASC_EEP_CMD_DONE) == 0) { ADV_ASSERT(0); } return; } /* * Write the EEPROM from 'cfg_buf'. */ ASC_INITFUNC( STATIC void AdvSetEEPConfig(AdvPortAddr iop_base, ADVEEP_CONFIG *cfg_buf) ) { ushort *wbuf; ushort addr, chksum; wbuf = (ushort *) cfg_buf; chksum = 0; AdvWriteWordRegister(iop_base, IOPW_EE_CMD, ASC_EEP_CMD_WRITE_ABLE); AdvWaitEEPCmd(iop_base); /* * Write EEPROM from word 0 to word 15 */ for (addr = ASC_EEP_DVC_CFG_BEGIN; addr < ASC_EEP_DVC_CFG_END; addr++, wbuf++) { chksum += *wbuf; AdvWriteWordRegister(iop_base, IOPW_EE_DATA, *wbuf); AdvWriteWordRegister(iop_base, IOPW_EE_CMD, ASC_EEP_CMD_WRITE | addr); AdvWaitEEPCmd(iop_base); DvcSleepMilliSecond(ASC_EEP_DELAY_MS); } /* * Write EEPROM checksum at word 18 */ AdvWriteWordRegister(iop_base, IOPW_EE_DATA, chksum); AdvWriteWordRegister(iop_base, IOPW_EE_CMD, ASC_EEP_CMD_WRITE | addr); AdvWaitEEPCmd(iop_base); wbuf++; /* skip over check_sum */ /* * Write EEPROM OEM name at words 19 to 26 */ for (addr = ASC_EEP_DVC_CTL_BEGIN; addr < ASC_EEP_MAX_WORD_ADDR; addr++, wbuf++) { AdvWriteWordRegister(iop_base, IOPW_EE_DATA, *wbuf); AdvWriteWordRegister(iop_base, IOPW_EE_CMD, ASC_EEP_CMD_WRITE | addr); AdvWaitEEPCmd(iop_base); } AdvWriteWordRegister(iop_base, IOPW_EE_CMD, ASC_EEP_CMD_WRITE_DISABLE); AdvWaitEEPCmd(iop_base); return; } /* * This function resets the chip and SCSI bus * * It is up to the caller to add a delay to let the bus settle after * calling this function. * * The SCSI_CFG0, SCSI_CFG1, and MEM_CFG registers are set-up in * AdvInitAsc3550Driver(). Here when doing a write to one of these * registers read first and then write. * * Note: A SCSI Bus Reset can not be done until after the EEPROM * configuration is read to determine whether SCSI Bus Resets * should be performed. */ ASC_INITFUNC( STATIC void AdvResetChip(ADV_DVC_VAR *asc_dvc) ) { AdvPortAddr iop_base; ushort word; uchar byte; iop_base = asc_dvc->iop_base; /* * Reset Chip. */ AdvWriteWordRegister(iop_base, IOPW_CTRL_REG, ADV_CTRL_REG_CMD_RESET); DvcSleepMilliSecond(100); AdvWriteWordRegister(iop_base, IOPW_CTRL_REG, ADV_CTRL_REG_CMD_WR_IO_REG); /* * Initialize Chip registers. * * Note: Don't remove the use of a temporary variable in the following * code, otherwise the Microsoft C compiler will turn the following lines * into a no-op. */ byte = AdvReadByteRegister(iop_base, IOPB_MEM_CFG); byte |= RAM_SZ_8KB; AdvWriteByteRegister(iop_base, IOPB_MEM_CFG, byte); word = AdvReadWordRegister(iop_base, IOPW_SCSI_CFG1); word &= ~BIG_ENDIAN; AdvWriteWordRegister(iop_base, IOPW_SCSI_CFG1, word); /* * Setting the START_CTL_EMFU 3:2 bits sets a FIFO threshold * of 128 bytes. This register is only accessible to the host. */ AdvWriteByteRegister(iop_base, IOPB_DMA_CFG0, START_CTL_EMFU | READ_CMD_MRM); } /* a_advlib.c */ /* * Description: * Send a SCSI request to the ASC3550 chip * * If there is no SG list for the request, set 'sg_entry_cnt' to 0. * * If 'sg_real_addr' is non-zero on entry, AscGetSGList() will not be * called. It is assumed the caller has already initialized 'sg_real_addr'. * * Return: * ADV_SUCCESS(1) - the request is in the mailbox * ADV_BUSY(0) - total request count > 253, try later * ADV_ERROR(-1) - invalid scsi request Q */ STATIC int AdvExeScsiQueue(ADV_DVC_VAR *asc_dvc, ADV_SCSI_REQ_Q *scsiq) { if (scsiq == (ADV_SCSI_REQ_Q *) 0L) { /* 'scsiq' should never be NULL. */ ADV_ASSERT(0); return ADV_ERROR; } return AdvSendScsiCmd(asc_dvc, scsiq); } /* * Reset SCSI Bus and purge all outstanding requests. * * Return Value: * ADV_TRUE(1) - All requests are purged and SCSI Bus is reset. * * Note: Should always return ADV_TRUE. */ STATIC int AdvResetSB(ADV_DVC_VAR *asc_dvc) { int status; status = AdvSendIdleCmd(asc_dvc, (ushort) IDLE_CMD_SCSI_RESET, 0L, 0); AdvResetSCSIBus(asc_dvc); return status; } /* * Reset SCSI Bus and delay. */ STATIC void AdvResetSCSIBus(ADV_DVC_VAR *asc_dvc) { AdvPortAddr iop_base; ushort scsi_ctrl; iop_base = asc_dvc->iop_base; /* * The microcode currently sets the SCSI Bus Reset signal while * handling the AscSendIdleCmd() IDLE_CMD_SCSI_RESET command above. * But the SCSI Bus Reset Hold Time in the microcode is not deterministic * (it may in fact be for less than the SCSI Spec. minimum of 25 us). * Therefore on return the Adv Library sets the SCSI Bus Reset signal * for ASC_SCSI_RESET_HOLD_TIME_US, which is defined to be greater * than 25 us. */ scsi_ctrl = AdvReadWordRegister(iop_base, IOPW_SCSI_CTRL); AdvWriteWordRegister(iop_base, IOPW_SCSI_CTRL, scsi_ctrl | ADV_SCSI_CTRL_RSTOUT); DvcDelayMicroSecond(asc_dvc, (ushort) ASC_SCSI_RESET_HOLD_TIME_US); AdvWriteWordRegister(iop_base, IOPW_SCSI_CTRL, scsi_ctrl & ~ADV_SCSI_CTRL_RSTOUT); DvcSleepMilliSecond((ulong) asc_dvc->scsi_reset_wait * 1000); } /* * Adv Library Interrupt Service Routine * * This function is called by a driver's interrupt service routine. * The function disables and re-enables interrupts. * * When a microcode idle command is completed, the ADV_DVC_VAR * 'idle_cmd_done' field is set to ADV_TRUE. * * Note: AdvISR() can be called when interrupts are disabled or even * when there is no hardware interrupt condition present. It will * always check for completed idle commands and microcode requests. * This is an important feature that shouldn't be changed because it * allows commands to be completed from polling mode loops. * * Return: * ADV_TRUE(1) - interrupt was pending * ADV_FALSE(0) - no interrupt was pending */ STATIC int AdvISR(ADV_DVC_VAR *asc_dvc) { AdvPortAddr iop_base; uchar int_stat; ushort next_done_loc, target_bit; int completed_q; int flags; ADV_SCSI_REQ_Q *scsiq; ASC_REQ_SENSE *sense_data; int ret; flags = DvcEnterCritical(); iop_base = asc_dvc->iop_base; if (AdvIsIntPending(iop_base)) { ret = ADV_TRUE; } else { ret = ADV_FALSE; } /* Reading the register clears the interrupt. */ int_stat = AdvReadByteRegister(iop_base, IOPB_INTR_STATUS_REG); if (int_stat & ADV_INTR_STATUS_INTRB) { asc_dvc->idle_cmd_done = ADV_TRUE; } /* * Notify the driver of a hardware detected SCSI Bus Reset. */ if (int_stat & ADV_INTR_STATUS_INTRC) { if (asc_dvc->sbreset_callback != 0) { (*(ADV_SBRESET_CALLBACK) asc_dvc->sbreset_callback)(asc_dvc); } } /* * ASC_MC_HOST_NEXT_DONE (0x129) is actually the last completed RISC * Queue List request. Its forward pointer (RQL_FWD) points to the * current completed RISC Queue List request. */ AdvReadByteLram(iop_base, ASC_MC_HOST_NEXT_DONE, next_done_loc); next_done_loc = ASC_MC_RISC_Q_LIST_BASE + (next_done_loc * ASC_MC_RISC_Q_LIST_SIZE) + RQL_FWD; AdvReadByteLram(iop_base, next_done_loc, completed_q); /* Loop until all completed Q's are processed. */ while (completed_q != ASC_MC_NULL_Q) { AdvWriteByteLram(iop_base, ASC_MC_HOST_NEXT_DONE, completed_q); next_done_loc = ASC_MC_RISC_Q_LIST_BASE + (completed_q * ASC_MC_RISC_Q_LIST_SIZE); /* * Read the ADV_SCSI_REQ_Q virtual address pointer from * the RISC list entry. The microcode has changed the * ADV_SCSI_REQ_Q physical address to its virtual address. * * Refer to comments at the end of AdvSendScsiCmd() for * more information on the RISC list structure. */ { ushort lsw, msw; AdvReadWordLram(iop_base, next_done_loc + RQL_PHYADDR, lsw); AdvReadWordLram(iop_base, next_done_loc + RQL_PHYADDR + 2, msw); scsiq = (ADV_SCSI_REQ_Q *) (((ulong) msw << 16) | lsw); } ADV_ASSERT(scsiq != NULL); target_bit = ADV_TID_TO_TIDMASK(scsiq->target_id); /* * Clear request microcode control flag. */ scsiq->cntl = 0; /* * Check Condition handling */ if ((scsiq->done_status == QD_WITH_ERROR) && (scsiq->scsi_status == SS_CHK_CONDITION) && (sense_data = (ASC_REQ_SENSE *) scsiq->vsense_addr) != 0 && (scsiq->orig_sense_len - scsiq->sense_len) >= ASC_MIN_SENSE_LEN) { /* * Command returned with a check condition and valid * sense data. */ } /* * If the command that completed was a SCSI INQUIRY and * LUN 0 was sent the command, then process the INQUIRY * command information for the device. */ else if (scsiq->done_status == QD_NO_ERROR && scsiq->cdb[0] == SCSICMD_Inquiry && scsiq->target_lun == 0) { AdvInquiryHandling(asc_dvc, scsiq); } /* Change the RISC Queue List state to free. */ AdvWriteByteLram(iop_base, next_done_loc + RQL_STATE, ASC_MC_QS_FREE); /* Get the RISC Queue List forward pointer. */ AdvReadByteLram(iop_base, next_done_loc + RQL_FWD, completed_q); /* * Notify the driver of the completed request by passing * the ADV_SCSI_REQ_Q pointer to its callback function. */ ADV_ASSERT(asc_dvc->cur_host_qng > 0); asc_dvc->cur_host_qng--; scsiq->a_flag |= ADV_SCSIQ_DONE; (*(ADV_ISR_CALLBACK) asc_dvc->isr_callback)(asc_dvc, scsiq); /* * Note: After the driver callback function is called, 'scsiq' * can no longer be referenced. * * Fall through and continue processing other completed * requests... */ /* * Disable interrupts again in case the driver inadvertently * enabled interrupts in its callback function. * * The DvcEnterCritical() return value is ignored, because * the 'flags' saved when AdvISR() was first entered will be * used to restore the interrupt flag on exit. */ (void) DvcEnterCritical(); } DvcLeaveCritical(flags); return ret; } /* * Send an idle command to the chip and wait for completion. * * Interrupts do not have to be enabled on entry. * * Return Values: * ADV_TRUE - command completed successfully * ADV_FALSE - command failed */ STATIC int AdvSendIdleCmd(ADV_DVC_VAR *asc_dvc, ushort idle_cmd, ulong idle_cmd_parameter, int flags) { int last_int_level; ulong i; AdvPortAddr iop_base; int ret; asc_dvc->idle_cmd_done = 0; last_int_level = DvcEnterCritical(); iop_base = asc_dvc->iop_base; /* * Write the idle command value after the idle command parameter * has been written to avoid a race condition. If the order is not * followed, the microcode may process the idle command before the * parameters have been written to LRAM. */ AdvWriteDWordLram(iop_base, ASC_MC_IDLE_PARA_STAT, idle_cmd_parameter); AdvWriteWordLram(iop_base, ASC_MC_IDLE_CMD, idle_cmd); DvcLeaveCritical(last_int_level); /* * If the 'flags' argument contains the ADV_NOWAIT flag, then * return with success. */ if (flags & ADV_NOWAIT) { return ADV_TRUE; } for (i = 0; i < SCSI_WAIT_10_SEC * SCSI_MS_PER_SEC; i++) { /* * 'idle_cmd_done' is set by AdvISR(). */ if (asc_dvc->idle_cmd_done) { break; } DvcSleepMilliSecond(1); /* * If interrupts were disabled on entry to AdvSendIdleCmd(), * then they will still be disabled here. Call AdvISR() to * check for the idle command completion. */ (void) AdvISR(asc_dvc); } last_int_level = DvcEnterCritical(); if (asc_dvc->idle_cmd_done == ADV_FALSE) { ADV_ASSERT(0); /* The idle command should never timeout. */ return ADV_FALSE; } else { AdvReadWordLram(iop_base, ASC_MC_IDLE_PARA_STAT, ret); return ret; } } /* * Send the SCSI request block to the adapter * * Each of the 255 Adv Library/Microcode RISC Lists or mailboxes has the * following structure: * * 0: RQL_FWD - RISC list forward pointer (1 byte) * 1: RQL_BWD - RISC list backward pointer (1 byte) * 2: RQL_STATE - RISC list state byte - free, ready, done, aborted (1 byte) * 3: RQL_TID - request target id (1 byte) * 4: RQL_PHYADDR - ADV_SCSI_REQ_Q physical pointer (4 bytes) * * Return: * ADV_SUCCESS(1) - the request is in the mailbox * ADV_BUSY(0) - total request count > 253, try later */ STATIC int AdvSendScsiCmd( ADV_DVC_VAR *asc_dvc, ADV_SCSI_REQ_Q *scsiq) { ushort next_ready_loc; uchar next_ready_loc_fwd; int last_int_level; AdvPortAddr iop_base; long req_size; ulong q_phy_addr; /* * The ADV_SCSI_REQ_Q 'target_id' field should never be equal * to the host adapter ID or exceed ADV_MAX_TID. */ if (scsiq->target_id == asc_dvc->chip_scsi_id || scsiq->target_id > ADV_MAX_TID) { scsiq->host_status = QHSTA_M_INVALID_DEVICE; scsiq->done_status = QD_WITH_ERROR; return ADV_ERROR; } iop_base = asc_dvc->iop_base; last_int_level = DvcEnterCritical(); if (asc_dvc->cur_host_qng >= asc_dvc->max_host_qng) { DvcLeaveCritical(last_int_level); return ADV_BUSY; } else { ADV_ASSERT(asc_dvc->cur_host_qng < ASC_MC_RISC_Q_TOTAL_CNT); asc_dvc->cur_host_qng++; } /* * Clear the ADV_SCSI_REQ_Q done flag. */ scsiq->a_flag &= ~ADV_SCSIQ_DONE; /* * Save the original sense buffer length. * * After the request completes 'sense_len' will be set to the residual * byte count of the Auto-Request Sense if a command returns CHECK * CONDITION and the Sense Data is valid indicated by 'host_status' not * being set to QHSTA_M_AUTO_REQ_SENSE_FAIL. To determine the valid * Sense Data Length subtract 'sense_len' from 'orig_sense_len'. */ scsiq->orig_sense_len = scsiq->sense_len; AdvReadByteLram(iop_base, ASC_MC_HOST_NEXT_READY, next_ready_loc); next_ready_loc = ASC_MC_RISC_Q_LIST_BASE + (next_ready_loc * ASC_MC_RISC_Q_LIST_SIZE); /* * Write the physical address of the Q to the mailbox. * We need to skip the first four bytes, because the microcode * uses them internally for linking Q's together. */ req_size = sizeof(ADV_SCSI_REQ_Q); q_phy_addr = DvcGetPhyAddr(asc_dvc, scsiq, (uchar *) scsiq, &req_size, ADV_IS_SCSIQ_FLAG); ADV_ASSERT(ADV_DWALIGN(q_phy_addr) == q_phy_addr); ADV_ASSERT(req_size >= sizeof(ADV_SCSI_REQ_Q)); scsiq->scsiq_ptr = (ADV_SCSI_REQ_Q *) scsiq; /* * The RISC list structure, which 'next_ready_loc' is a pointer * to in microcode LRAM, has the format detailed in the comment * header for this function. * * Write the ADV_SCSI_REQ_Q physical pointer to 'next_ready_loc' request. */ AdvWriteDWordLram(iop_base, next_ready_loc + RQL_PHYADDR, q_phy_addr); /* Write target_id to 'next_ready_loc' request. */ AdvWriteByteLram(iop_base, next_ready_loc + RQL_TID, scsiq->target_id); /* * Set the ASC_MC_HOST_NEXT_READY (0x128) microcode variable to * the 'next_ready_loc' request forward pointer. * * Do this *before* changing the 'next_ready_loc' queue to QS_READY. * After the state is changed to QS_READY 'RQL_FWD' will be changed * by the microcode. * * NOTE: The temporary variable 'next_ready_loc_fwd' is required to * prevent some compilers from optimizing out 'AdvReadByteLram()' if * it were used as the 3rd argument to 'AdvWriteByteLram()'. */ AdvReadByteLram(iop_base, next_ready_loc + RQL_FWD, next_ready_loc_fwd); AdvWriteByteLram(iop_base, ASC_MC_HOST_NEXT_READY, next_ready_loc_fwd); /* * Change the state of 'next_ready_loc' request from QS_FREE to * QS_READY which will cause the microcode to pick it up and * execute it. * * Can't reference 'next_ready_loc' after changing the request * state to QS_READY. The microcode now owns the request. */ AdvWriteByteLram(iop_base, next_ready_loc + RQL_STATE, ASC_MC_QS_READY); DvcLeaveCritical(last_int_level); return ADV_SUCCESS; } /* * Inquiry Information Byte 7 Handling * * Handle SCSI Inquiry Command information for a device by setting * microcode operating variables that affect WDTR, SDTR, and Tag * Queuing. */ STATIC void AdvInquiryHandling( ADV_DVC_VAR *asc_dvc, ADV_SCSI_REQ_Q *scsiq) { AdvPortAddr iop_base; uchar tid; ASC_SCSI_INQUIRY *inq; ushort tidmask; ushort cfg_word; /* * AdvInquiryHandling() requires up to INQUIRY information Byte 7 * to be available. * * If less than 8 bytes of INQUIRY information were requested or less * than 8 bytes were transferred, then return. cdb[4] is the request * length and the ADV_SCSI_REQ_Q 'data_cnt' field is set by the * microcode to the transfer residual count. */ if (scsiq->cdb[4] < 8 || (scsiq->cdb[4] - scsiq->data_cnt) < 8) { return; } iop_base = asc_dvc->iop_base; tid = scsiq->target_id; inq = (ASC_SCSI_INQUIRY *) scsiq->vdata_addr; /* * WDTR, SDTR, and Tag Queuing cannot be enabled for old devices. */ if (inq->byte3.rsp_data_fmt < 2 && inq->byte2.ansi_apr_ver < 2) { return; } else { /* * INQUIRY Byte 7 Handling * * Use a device's INQUIRY byte 7 to determine whether it * supports WDTR, SDTR, and Tag Queuing. If the feature * is enabled in the EEPROM and the device supports the * feature, then enable it in the microcode. */ tidmask = ADV_TID_TO_TIDMASK(tid); /* * Wide Transfers * * If the EEPROM enabled WDTR for the device and the device * supports wide bus (16 bit) transfers, then turn on the * device's 'wdtr_able' bit and write the new value to the * microcode. */ if ((asc_dvc->wdtr_able & tidmask) && inq->byte7.WBus16) { AdvReadWordLram(iop_base, ASC_MC_WDTR_ABLE, cfg_word); if ((cfg_word & tidmask) == 0) { cfg_word |= tidmask; AdvWriteWordLram(iop_base, ASC_MC_WDTR_ABLE, cfg_word); /* * Clear the microcode "WDTR negotiation" done indicator * for the target to cause it to negotiate with the new * setting set above. */ AdvReadWordLram(iop_base, ASC_MC_WDTR_DONE, cfg_word); cfg_word &= ~tidmask; AdvWriteWordLram(iop_base, ASC_MC_WDTR_DONE, cfg_word); } } /* * Synchronous Transfers * * If the EEPROM enabled SDTR for the device and the device * supports synchronous transfers, then turn on the device's * 'sdtr_able' bit. Write the new value to the microcode. */ if ((asc_dvc->sdtr_able & tidmask) && inq->byte7.Sync) { AdvReadWordLram(iop_base, ASC_MC_SDTR_ABLE, cfg_word); if ((cfg_word & tidmask) == 0) { cfg_word |= tidmask; AdvWriteWordLram(iop_base, ASC_MC_SDTR_ABLE, cfg_word); /* * Clear the microcode "SDTR negotiation" done indicator * for the target to cause it to negotiate with the new * setting set above. */ AdvReadWordLram(iop_base, ASC_MC_SDTR_DONE, cfg_word); cfg_word &= ~tidmask; AdvWriteWordLram(iop_base, ASC_MC_SDTR_DONE, cfg_word); } } /* * If the EEPROM enabled Tag Queuing for device and the * device supports Tag Queuing, then turn on the device's * 'tagqng_enable' bit in the microcode and set the microcode * maximum command count to the ADV_DVC_VAR 'max_dvc_qng' * value. * * Tag Queuing is disabled for the BIOS which runs in polled * mode and would see no benefit from Tag Queuing. Also by * disabling Tag Queuing in the BIOS devices with Tag Queuing * bugs will at least work with the BIOS. */ if ((asc_dvc->tagqng_able & tidmask) && inq->byte7.CmdQue) { AdvReadWordLram(iop_base, ASC_MC_TAGQNG_ABLE, cfg_word); cfg_word |= tidmask; AdvWriteWordLram(iop_base, ASC_MC_TAGQNG_ABLE, cfg_word); AdvWriteByteLram(iop_base, ASC_MC_NUMBER_OF_MAX_CMD + tid, asc_dvc->max_dvc_qng); } } } |