Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 | [ { "MetricName": "backend_stalled_cycles", "MetricExpr": "((STALL_BACKEND / CPU_CYCLES) * 100)", "BriefDescription": "This metric is the percentage of cycles that were stalled due to resource constraints in the backend unit of the processor.", "MetricGroup": "Cycle_Accounting", "ScaleUnit": "1percent of cycles" }, { "MetricName": "branch_misprediction_ratio", "MetricExpr": "(BR_MIS_PRED_RETIRED / BR_RETIRED)", "BriefDescription": "This metric measures the ratio of branches mispredicted to the total number of branches architecturally executed. This gives an indication of the effectiveness of the branch prediction unit.", "MetricGroup": "Miss_Ratio;Branch_Effectiveness", "ScaleUnit": "1per branch" }, { "MetricName": "branch_mpki", "MetricExpr": "((BR_MIS_PRED_RETIRED / INST_RETIRED) * 1000)", "BriefDescription": "This metric measures the number of branch mispredictions per thousand instructions executed.", "MetricGroup": "MPKI;Branch_Effectiveness", "ScaleUnit": "1MPKI" }, { "MetricName": "branch_percentage", "MetricExpr": "(((BR_IMMED_SPEC + BR_INDIRECT_SPEC) / INST_SPEC) * 100)", "BriefDescription": "This metric measures branch operations as a percentage of operations speculatively executed.", "MetricGroup": "Operation_Mix", "ScaleUnit": "1percent of operations" }, { "MetricName": "crypto_percentage", "MetricExpr": "((CRYPTO_SPEC / INST_SPEC) * 100)", "BriefDescription": "This metric measures crypto operations as a percentage of operations speculatively executed.", "MetricGroup": "Operation_Mix", "ScaleUnit": "1percent of operations" }, { "MetricName": "dtlb_mpki", "MetricExpr": "((DTLB_WALK / INST_RETIRED) * 1000)", "BriefDescription": "This metric measures the number of data TLB Walks per thousand instructions executed.", "MetricGroup": "MPKI;DTLB_Effectiveness", "ScaleUnit": "1MPKI" }, { "MetricName": "dtlb_walk_ratio", "MetricExpr": "(DTLB_WALK / L1D_TLB)", "BriefDescription": "This metric measures the ratio of instruction TLB Walks to the total number of data TLB accesses. This gives an indication of the effectiveness of the data TLB accesses.", "MetricGroup": "Miss_Ratio;DTLB_Effectiveness", "ScaleUnit": "1per TLB access" }, { "MetricName": "frontend_stalled_cycles", "MetricExpr": "((STALL_FRONTEND / CPU_CYCLES) * 100)", "BriefDescription": "This metric is the percentage of cycles that were stalled due to resource constraints in the frontend unit of the processor.", "MetricGroup": "Cycle_Accounting", "ScaleUnit": "1percent of cycles" }, { "MetricName": "integer_dp_percentage", "MetricExpr": "((DP_SPEC / INST_SPEC) * 100)", "BriefDescription": "This metric measures scalar integer operations as a percentage of operations speculatively executed.", "MetricGroup": "Operation_Mix", "ScaleUnit": "1percent of operations" }, { "MetricName": "ipc", "MetricExpr": "(INST_RETIRED / CPU_CYCLES)", "BriefDescription": "This metric measures the number of instructions retired per cycle.", "MetricGroup": "General", "ScaleUnit": "1per cycle" }, { "MetricName": "itlb_mpki", "MetricExpr": "((ITLB_WALK / INST_RETIRED) * 1000)", "BriefDescription": "This metric measures the number of instruction TLB Walks per thousand instructions executed.", "MetricGroup": "MPKI;ITLB_Effectiveness", "ScaleUnit": "1MPKI" }, { "MetricName": "itlb_walk_ratio", "MetricExpr": "(ITLB_WALK / L1I_TLB)", "BriefDescription": "This metric measures the ratio of instruction TLB Walks to the total number of instruction TLB accesses. This gives an indication of the effectiveness of the instruction TLB accesses.", "MetricGroup": "Miss_Ratio;ITLB_Effectiveness", "ScaleUnit": "1per TLB access" }, { "MetricName": "l1d_cache_miss_ratio", "MetricExpr": "(L1D_CACHE_REFILL / L1D_CACHE)", "BriefDescription": "This metric measures the ratio of level 1 data cache accesses missed to the total number of level 1 data cache accesses. This gives an indication of the effectiveness of the level 1 data cache.", "MetricGroup": "Miss_Ratio;L1D_Cache_Effectiveness", "ScaleUnit": "1per cache access" }, { "MetricName": "l1d_cache_mpki", "MetricExpr": "((L1D_CACHE_REFILL / INST_RETIRED) * 1000)", "BriefDescription": "This metric measures the number of level 1 data cache accesses missed per thousand instructions executed.", "MetricGroup": "MPKI;L1D_Cache_Effectiveness", "ScaleUnit": "1MPKI" }, { "MetricName": "l1d_tlb_miss_ratio", "MetricExpr": "(L1D_TLB_REFILL / L1D_TLB)", "BriefDescription": "This metric measures the ratio of level 1 data TLB accesses missed to the total number of level 1 data TLB accesses. This gives an indication of the effectiveness of the level 1 data TLB.", "MetricGroup": "Miss_Ratio;DTLB_Effectiveness", "ScaleUnit": "1per TLB access" }, { "MetricName": "l1d_tlb_mpki", "MetricExpr": "((L1D_TLB_REFILL / INST_RETIRED) * 1000)", "BriefDescription": "This metric measures the number of level 1 instruction TLB accesses missed per thousand instructions executed.", "MetricGroup": "MPKI;DTLB_Effectiveness", "ScaleUnit": "1MPKI" }, { "MetricName": "l1i_cache_miss_ratio", "MetricExpr": "(L1I_CACHE_REFILL / L1I_CACHE)", "BriefDescription": "This metric measures the ratio of level 1 instruction cache accesses missed to the total number of level 1 instruction cache accesses. This gives an indication of the effectiveness of the level 1 instruction cache.", "MetricGroup": "Miss_Ratio;L1I_Cache_Effectiveness", "ScaleUnit": "1per cache access" }, { "MetricName": "l1i_cache_mpki", "MetricExpr": "((L1I_CACHE_REFILL / INST_RETIRED) * 1000)", "BriefDescription": "This metric measures the number of level 1 instruction cache accesses missed per thousand instructions executed.", "MetricGroup": "MPKI;L1I_Cache_Effectiveness", "ScaleUnit": "1MPKI" }, { "MetricName": "l1i_tlb_miss_ratio", "MetricExpr": "(L1I_TLB_REFILL / L1I_TLB)", "BriefDescription": "This metric measures the ratio of level 1 instruction TLB accesses missed to the total number of level 1 instruction TLB accesses. This gives an indication of the effectiveness of the level 1 instruction TLB.", "MetricGroup": "Miss_Ratio;ITLB_Effectiveness", "ScaleUnit": "1per TLB access" }, { "MetricName": "l1i_tlb_mpki", "MetricExpr": "((L1I_TLB_REFILL / INST_RETIRED) * 1000)", "BriefDescription": "This metric measures the number of level 1 instruction TLB accesses missed per thousand instructions executed.", "MetricGroup": "MPKI;ITLB_Effectiveness", "ScaleUnit": "1MPKI" }, { "MetricName": "l2_cache_miss_ratio", "MetricExpr": "(L2D_CACHE_REFILL / L2D_CACHE)", "BriefDescription": "This metric measures the ratio of level 2 cache accesses missed to the total number of level 2 cache accesses. This gives an indication of the effectiveness of the level 2 cache, which is a unified cache that stores both data and instruction. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a unified cache.", "MetricGroup": "Miss_Ratio;L2_Cache_Effectiveness", "ScaleUnit": "1per cache access" }, { "MetricName": "l2_cache_mpki", "MetricExpr": "((L2D_CACHE_REFILL / INST_RETIRED) * 1000)", "BriefDescription": "This metric measures the number of level 2 unified cache accesses missed per thousand instructions executed. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a unified cache.", "MetricGroup": "MPKI;L2_Cache_Effectiveness", "ScaleUnit": "1MPKI" }, { "MetricName": "l2_tlb_miss_ratio", "MetricExpr": "(L2D_TLB_REFILL / L2D_TLB)", "BriefDescription": "This metric measures the ratio of level 2 unified TLB accesses missed to the total number of level 2 unified TLB accesses. This gives an indication of the effectiveness of the level 2 TLB.", "MetricGroup": "Miss_Ratio;ITLB_Effectiveness;DTLB_Effectiveness", "ScaleUnit": "1per TLB access" }, { "MetricName": "l2_tlb_mpki", "MetricExpr": "((L2D_TLB_REFILL / INST_RETIRED) * 1000)", "BriefDescription": "This metric measures the number of level 2 unified TLB accesses missed per thousand instructions executed.", "MetricGroup": "MPKI;ITLB_Effectiveness;DTLB_Effectiveness", "ScaleUnit": "1MPKI" }, { "MetricName": "ll_cache_read_hit_ratio", "MetricExpr": "((LL_CACHE_RD - LL_CACHE_MISS_RD) / LL_CACHE_RD)", "BriefDescription": "This metric measures the ratio of last level cache read accesses hit in the cache to the total number of last level cache accesses. This gives an indication of the effectiveness of the last level cache for read traffic. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a system level cache.", "MetricGroup": "LL_Cache_Effectiveness", "ScaleUnit": "1per cache access" }, { "MetricName": "ll_cache_read_miss_ratio", "MetricExpr": "(LL_CACHE_MISS_RD / LL_CACHE_RD)", "BriefDescription": "This metric measures the ratio of last level cache read accesses missed to the total number of last level cache accesses. This gives an indication of the effectiveness of the last level cache for read traffic. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a system level cache.", "MetricGroup": "Miss_Ratio;LL_Cache_Effectiveness", "ScaleUnit": "1per cache access" }, { "MetricName": "ll_cache_read_mpki", "MetricExpr": "((LL_CACHE_MISS_RD / INST_RETIRED) * 1000)", "BriefDescription": "This metric measures the number of last level cache read accesses missed per thousand instructions executed.", "MetricGroup": "MPKI;LL_Cache_Effectiveness", "ScaleUnit": "1MPKI" }, { "MetricName": "load_percentage", "MetricExpr": "((LD_SPEC / INST_SPEC) * 100)", "BriefDescription": "This metric measures load operations as a percentage of operations speculatively executed.", "MetricGroup": "Operation_Mix", "ScaleUnit": "1percent of operations" }, { "MetricName": "scalar_fp_percentage", "MetricExpr": "((VFP_SPEC / INST_SPEC) * 100)", "BriefDescription": "This metric measures scalar floating point operations as a percentage of operations speculatively executed.", "MetricGroup": "Operation_Mix", "ScaleUnit": "1percent of operations" }, { "MetricName": "simd_percentage", "MetricExpr": "((ASE_SPEC / INST_SPEC) * 100)", "BriefDescription": "This metric measures advanced SIMD operations as a percentage of total operations speculatively executed.", "MetricGroup": "Operation_Mix", "ScaleUnit": "1percent of operations" }, { "MetricName": "store_percentage", "MetricExpr": "((ST_SPEC / INST_SPEC) * 100)", "BriefDescription": "This metric measures store operations as a percentage of operations speculatively executed.", "MetricGroup": "Operation_Mix", "ScaleUnit": "1percent of operations" } ] |