Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 | /* SPDX-License-Identifier: GPL-2.0 */ /* * mpc8610-pcm.h - ALSA PCM interface for the Freescale MPC8610 SoC */ #ifndef _MPC8610_PCM_H #define _MPC8610_PCM_H struct ccsr_dma { u8 res0[0x100]; struct ccsr_dma_channel { __be32 mr; /* Mode register */ __be32 sr; /* Status register */ __be32 eclndar; /* Current link descriptor extended addr reg */ __be32 clndar; /* Current link descriptor address register */ __be32 satr; /* Source attributes register */ __be32 sar; /* Source address register */ __be32 datr; /* Destination attributes register */ __be32 dar; /* Destination address register */ __be32 bcr; /* Byte count register */ __be32 enlndar; /* Next link descriptor extended address reg */ __be32 nlndar; /* Next link descriptor address register */ u8 res1[4]; __be32 eclsdar; /* Current list descriptor extended addr reg */ __be32 clsdar; /* Current list descriptor address register */ __be32 enlsdar; /* Next list descriptor extended address reg */ __be32 nlsdar; /* Next list descriptor address register */ __be32 ssr; /* Source stride register */ __be32 dsr; /* Destination stride register */ u8 res2[0x38]; } channel[4]; __be32 dgsr; }; #define CCSR_DMA_MR_BWC_DISABLED 0x0F000000 #define CCSR_DMA_MR_BWC_SHIFT 24 #define CCSR_DMA_MR_BWC_MASK 0x0F000000 #define CCSR_DMA_MR_BWC(x) \ ((ilog2(x) << CCSR_DMA_MR_BWC_SHIFT) & CCSR_DMA_MR_BWC_MASK) #define CCSR_DMA_MR_EMP_EN 0x00200000 #define CCSR_DMA_MR_EMS_EN 0x00040000 #define CCSR_DMA_MR_DAHTS_MASK 0x00030000 #define CCSR_DMA_MR_DAHTS_1 0x00000000 #define CCSR_DMA_MR_DAHTS_2 0x00010000 #define CCSR_DMA_MR_DAHTS_4 0x00020000 #define CCSR_DMA_MR_DAHTS_8 0x00030000 #define CCSR_DMA_MR_SAHTS_MASK 0x0000C000 #define CCSR_DMA_MR_SAHTS_1 0x00000000 #define CCSR_DMA_MR_SAHTS_2 0x00004000 #define CCSR_DMA_MR_SAHTS_4 0x00008000 #define CCSR_DMA_MR_SAHTS_8 0x0000C000 #define CCSR_DMA_MR_DAHE 0x00002000 #define CCSR_DMA_MR_SAHE 0x00001000 #define CCSR_DMA_MR_SRW 0x00000400 #define CCSR_DMA_MR_EOSIE 0x00000200 #define CCSR_DMA_MR_EOLNIE 0x00000100 #define CCSR_DMA_MR_EOLSIE 0x00000080 #define CCSR_DMA_MR_EIE 0x00000040 #define CCSR_DMA_MR_XFE 0x00000020 #define CCSR_DMA_MR_CDSM_SWSM 0x00000010 #define CCSR_DMA_MR_CA 0x00000008 #define CCSR_DMA_MR_CTM 0x00000004 #define CCSR_DMA_MR_CC 0x00000002 #define CCSR_DMA_MR_CS 0x00000001 #define CCSR_DMA_SR_TE 0x00000080 #define CCSR_DMA_SR_CH 0x00000020 #define CCSR_DMA_SR_PE 0x00000010 #define CCSR_DMA_SR_EOLNI 0x00000008 #define CCSR_DMA_SR_CB 0x00000004 #define CCSR_DMA_SR_EOSI 0x00000002 #define CCSR_DMA_SR_EOLSI 0x00000001 /* ECLNDAR takes bits 32-36 of the CLNDAR register */ static inline u32 CCSR_DMA_ECLNDAR_ADDR(u64 x) { return (x >> 32) & 0xf; } #define CCSR_DMA_CLNDAR_ADDR(x) ((x) & 0xFFFFFFFE) #define CCSR_DMA_CLNDAR_EOSIE 0x00000008 /* SATR and DATR, combined */ #define CCSR_DMA_ATR_PBATMU 0x20000000 #define CCSR_DMA_ATR_TFLOWLVL_0 0x00000000 #define CCSR_DMA_ATR_TFLOWLVL_1 0x06000000 #define CCSR_DMA_ATR_TFLOWLVL_2 0x08000000 #define CCSR_DMA_ATR_TFLOWLVL_3 0x0C000000 #define CCSR_DMA_ATR_PCIORDER 0x02000000 #define CCSR_DMA_ATR_SME 0x01000000 #define CCSR_DMA_ATR_NOSNOOP 0x00040000 #define CCSR_DMA_ATR_SNOOP 0x00050000 #define CCSR_DMA_ATR_ESAD_MASK 0x0000000F /** * List Descriptor for extended chaining mode DMA operations. * * The CLSDAR register points to the first (in a linked-list) List * Descriptor. Each object must be aligned on a 32-byte boundary. Each * list descriptor points to a linked-list of link Descriptors. */ struct fsl_dma_list_descriptor { __be64 next; /* Address of next list descriptor */ __be64 first_link; /* Address of first link descriptor */ __be32 source; /* Source stride */ __be32 dest; /* Destination stride */ u8 res[8]; /* Reserved */ } __attribute__ ((aligned(32), packed)); /** * Link Descriptor for basic and extended chaining mode DMA operations. * * A Link Descriptor points to a single DMA buffer. Each link descriptor * must be aligned on a 32-byte boundary. */ struct fsl_dma_link_descriptor { __be32 source_attr; /* Programmed into SATR register */ __be32 source_addr; /* Programmed into SAR register */ __be32 dest_attr; /* Programmed into DATR register */ __be32 dest_addr; /* Programmed into DAR register */ __be64 next; /* Address of next link descriptor */ __be32 count; /* Byte count */ u8 res[4]; /* Reserved */ } __attribute__ ((aligned(32), packed)); #endif |