Linux Audio

Check our new training course

Embedded Linux Audio

Check our new training course
with Creative Commons CC-BY-SA
lecture materials

Bootlin logo

Elixir Cross Referencer

Open Menu / drivers / misc / habanalabs / include / gaudi2 / asic_reg / rot0_regs.h
Loading...
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_ROT0_REGS_H_
#define ASIC_REG_ROT0_REGS_H_

/*
 *****************************************
 *   ROT0
 *   (Prototype: ROTATOR)
 *****************************************
 */

#define mmROT0_KMD_MODE 0x4E0B000

#define mmROT0_CPL_QUEUE_EN 0x4E0B004

#define mmROT0_CPL_QUEUE_ADDR_L 0x4E0B008

#define mmROT0_CPL_QUEUE_ADDR_H 0x4E0B00C

#define mmROT0_CPL_QUEUE_DATA 0x4E0B010

#define mmROT0_CPL_QUEUE_AWUSER 0x4E0B014

#define mmROT0_CPL_QUEUE_AXI 0x4E0B018

#define mmROT0_CPL_MSG_THRESHOLD 0x4E0B020

#define mmROT0_CPL_MSG_AXI 0x4E0B024

#define mmROT0_AXI_WB 0x4E0B028

#define mmROT0_ERR_CFG 0x4E0B02C

#define mmROT0_ERR_STATUS 0x4E0B030

#define mmROT0_WBC_MAX_OUTSTANDING 0x4E0B038

#define mmROT0_WBC_RL 0x4E0B03C

#define mmROT0_WBC_INFLIGHTS 0x4E0B040

#define mmROT0_WBC_INFO 0x4E0B044

#define mmROT0_WBC_MON 0x4E0B048

#define mmROT0_RSB_CAM_MAX_SIZE 0x4E0B04C

#define mmROT0_RSB_CFG 0x4E0B050

#define mmROT0_RSB_MAX_OS 0x4E0B054

#define mmROT0_RSB_RL 0x4E0B058

#define mmROT0_RSB_INFLIGHTS 0x4E0B05C

#define mmROT0_RSB_OCCUPANCY 0x4E0B060

#define mmROT0_RSB_INFO 0x4E0B064

#define mmROT0_RSB_MON 0x4E0B068

#define mmROT0_RSB_MON_CONTEXT_ID 0x4E0B06C

#define mmROT0_MSS_HALT 0x4E0B070

#define mmROT0_MSS_SEI_STATUS 0x4E0B074

#define mmROT0_MSS_SEI_MASK 0x4E0B078

#define mmROT0_MSS_SPI_STATUS 0x4E0B07C

#define mmROT0_MSS_SPI_MASK 0x4E0B080

#define mmROT0_DISABLE_PAD_CALC 0x4E0B084

#define mmROT0_QMAN_CFG 0x4E0B088

#define mmROT0_CLK_EN 0x4E0B08C

#define mmROT0_MRSB_CAM_MAX_SIZE 0x4E0B090

#define mmROT0_MRSB_CFG 0x4E0B094

#define mmROT0_MRSB_MAX_OS 0x4E0B098

#define mmROT0_MRSB_RL 0x4E0B09C

#define mmROT0_MRSB_INFLIGHTS 0x4E0B0A0

#define mmROT0_MRSB_OCCUPANCY 0x4E0B0A4

#define mmROT0_MRSB_INFO 0x4E0B0A8

#define mmROT0_MRSB_MON 0x4E0B0AC

#define mmROT0_MRSB_MON_CONTEXT_ID 0x4E0B0B0

#define mmROT0_MSS_STS 0x4E0B0B4

#endif /* ASIC_REG_ROT0_REGS_H_ */