Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 | // SPDX-License-Identifier: GPL-2.0-only /* intel_pch_thermal.c - Intel PCH Thermal driver * * Copyright (c) 2015, Intel Corporation. * * Authors: * Tushar Dave <tushar.n.dave@intel.com> */ #include <linux/module.h> #include <linux/types.h> #include <linux/init.h> #include <linux/pci.h> #include <linux/acpi.h> #include <linux/thermal.h> #include <linux/pm.h> /* Intel PCH thermal Device IDs */ #define PCH_THERMAL_DID_HSW_1 0x9C24 /* Haswell PCH */ #define PCH_THERMAL_DID_HSW_2 0x8C24 /* Haswell PCH */ #define PCH_THERMAL_DID_WPT 0x9CA4 /* Wildcat Point */ #define PCH_THERMAL_DID_SKL 0x9D31 /* Skylake PCH */ #define PCH_THERMAL_DID_SKL_H 0xA131 /* Skylake PCH 100 series */ #define PCH_THERMAL_DID_CNL 0x9Df9 /* CNL PCH */ #define PCH_THERMAL_DID_CNL_H 0xA379 /* CNL-H PCH */ /* Wildcat Point-LP PCH Thermal registers */ #define WPT_TEMP 0x0000 /* Temperature */ #define WPT_TSC 0x04 /* Thermal Sensor Control */ #define WPT_TSS 0x06 /* Thermal Sensor Status */ #define WPT_TSEL 0x08 /* Thermal Sensor Enable and Lock */ #define WPT_TSREL 0x0A /* Thermal Sensor Report Enable and Lock */ #define WPT_TSMIC 0x0C /* Thermal Sensor SMI Control */ #define WPT_CTT 0x0010 /* Catastrophic Trip Point */ #define WPT_TAHV 0x0014 /* Thermal Alert High Value */ #define WPT_TALV 0x0018 /* Thermal Alert Low Value */ #define WPT_TL 0x00000040 /* Throttle Value */ #define WPT_PHL 0x0060 /* PCH Hot Level */ #define WPT_PHLC 0x62 /* PHL Control */ #define WPT_TAS 0x80 /* Thermal Alert Status */ #define WPT_TSPIEN 0x82 /* PCI Interrupt Event Enables */ #define WPT_TSGPEN 0x84 /* General Purpose Event Enables */ /* Wildcat Point-LP PCH Thermal Register bit definitions */ #define WPT_TEMP_TSR 0x01ff /* Temp TS Reading */ #define WPT_TSC_CPDE 0x01 /* Catastrophic Power-Down Enable */ #define WPT_TSS_TSDSS 0x10 /* Thermal Sensor Dynamic Shutdown Status */ #define WPT_TSS_GPES 0x08 /* GPE status */ #define WPT_TSEL_ETS 0x01 /* Enable TS */ #define WPT_TSEL_PLDB 0x80 /* TSEL Policy Lock-Down Bit */ #define WPT_TL_TOL 0x000001FF /* T0 Level */ #define WPT_TL_T1L 0x1ff00000 /* T1 Level */ #define WPT_TL_TTEN 0x20000000 /* TT Enable */ static char driver_name[] = "Intel PCH thermal driver"; struct pch_thermal_device { void __iomem *hw_base; const struct pch_dev_ops *ops; struct pci_dev *pdev; struct thermal_zone_device *tzd; int crt_trip_id; unsigned long crt_temp; int hot_trip_id; unsigned long hot_temp; int psv_trip_id; unsigned long psv_temp; bool bios_enabled; }; #ifdef CONFIG_ACPI /* * On some platforms, there is a companion ACPI device, which adds * passive trip temperature using _PSV method. There is no specific * passive temperature setting in MMIO interface of this PCI device. */ static void pch_wpt_add_acpi_psv_trip(struct pch_thermal_device *ptd, int *nr_trips) { struct acpi_device *adev; ptd->psv_trip_id = -1; adev = ACPI_COMPANION(&ptd->pdev->dev); if (adev) { unsigned long long r; acpi_status status; status = acpi_evaluate_integer(adev->handle, "_PSV", NULL, &r); if (ACPI_SUCCESS(status)) { unsigned long trip_temp; trip_temp = DECI_KELVIN_TO_MILLICELSIUS(r); if (trip_temp) { ptd->psv_temp = trip_temp; ptd->psv_trip_id = *nr_trips; ++(*nr_trips); } } } } #else static void pch_wpt_add_acpi_psv_trip(struct pch_thermal_device *ptd, int *nr_trips) { ptd->psv_trip_id = -1; } #endif static int pch_wpt_init(struct pch_thermal_device *ptd, int *nr_trips) { u8 tsel; u16 trip_temp; *nr_trips = 0; /* Check if BIOS has already enabled thermal sensor */ if (WPT_TSEL_ETS & readb(ptd->hw_base + WPT_TSEL)) { ptd->bios_enabled = true; goto read_trips; } tsel = readb(ptd->hw_base + WPT_TSEL); /* * When TSEL's Policy Lock-Down bit is 1, TSEL become RO. * If so, thermal sensor cannot enable. Bail out. */ if (tsel & WPT_TSEL_PLDB) { dev_err(&ptd->pdev->dev, "Sensor can't be enabled\n"); return -ENODEV; } writeb(tsel|WPT_TSEL_ETS, ptd->hw_base + WPT_TSEL); if (!(WPT_TSEL_ETS & readb(ptd->hw_base + WPT_TSEL))) { dev_err(&ptd->pdev->dev, "Sensor can't be enabled\n"); return -ENODEV; } read_trips: ptd->crt_trip_id = -1; trip_temp = readw(ptd->hw_base + WPT_CTT); trip_temp &= 0x1FF; if (trip_temp) { /* Resolution of 1/2 degree C and an offset of -50C */ ptd->crt_temp = trip_temp * 1000 / 2 - 50000; ptd->crt_trip_id = 0; ++(*nr_trips); } ptd->hot_trip_id = -1; trip_temp = readw(ptd->hw_base + WPT_PHL); trip_temp &= 0x1FF; if (trip_temp) { /* Resolution of 1/2 degree C and an offset of -50C */ ptd->hot_temp = trip_temp * 1000 / 2 - 50000; ptd->hot_trip_id = *nr_trips; ++(*nr_trips); } pch_wpt_add_acpi_psv_trip(ptd, nr_trips); return 0; } static int pch_wpt_get_temp(struct pch_thermal_device *ptd, int *temp) { u16 wpt_temp; wpt_temp = WPT_TEMP_TSR & readw(ptd->hw_base + WPT_TEMP); /* Resolution of 1/2 degree C and an offset of -50C */ *temp = (wpt_temp * 1000 / 2 - 50000); return 0; } static int pch_wpt_suspend(struct pch_thermal_device *ptd) { u8 tsel; if (ptd->bios_enabled) return 0; tsel = readb(ptd->hw_base + WPT_TSEL); writeb(tsel & 0xFE, ptd->hw_base + WPT_TSEL); return 0; } static int pch_wpt_resume(struct pch_thermal_device *ptd) { u8 tsel; if (ptd->bios_enabled) return 0; tsel = readb(ptd->hw_base + WPT_TSEL); writeb(tsel | WPT_TSEL_ETS, ptd->hw_base + WPT_TSEL); return 0; } struct pch_dev_ops { int (*hw_init)(struct pch_thermal_device *ptd, int *nr_trips); int (*get_temp)(struct pch_thermal_device *ptd, int *temp); int (*suspend)(struct pch_thermal_device *ptd); int (*resume)(struct pch_thermal_device *ptd); }; /* dev ops for Wildcat Point */ static const struct pch_dev_ops pch_dev_ops_wpt = { .hw_init = pch_wpt_init, .get_temp = pch_wpt_get_temp, .suspend = pch_wpt_suspend, .resume = pch_wpt_resume, }; static int pch_thermal_get_temp(struct thermal_zone_device *tzd, int *temp) { struct pch_thermal_device *ptd = tzd->devdata; return ptd->ops->get_temp(ptd, temp); } static int pch_get_trip_type(struct thermal_zone_device *tzd, int trip, enum thermal_trip_type *type) { struct pch_thermal_device *ptd = tzd->devdata; if (ptd->crt_trip_id == trip) *type = THERMAL_TRIP_CRITICAL; else if (ptd->hot_trip_id == trip) *type = THERMAL_TRIP_HOT; else if (ptd->psv_trip_id == trip) *type = THERMAL_TRIP_PASSIVE; else return -EINVAL; return 0; } static int pch_get_trip_temp(struct thermal_zone_device *tzd, int trip, int *temp) { struct pch_thermal_device *ptd = tzd->devdata; if (ptd->crt_trip_id == trip) *temp = ptd->crt_temp; else if (ptd->hot_trip_id == trip) *temp = ptd->hot_temp; else if (ptd->psv_trip_id == trip) *temp = ptd->psv_temp; else return -EINVAL; return 0; } static struct thermal_zone_device_ops tzd_ops = { .get_temp = pch_thermal_get_temp, .get_trip_type = pch_get_trip_type, .get_trip_temp = pch_get_trip_temp, }; enum board_ids { board_hsw, board_wpt, board_skl, board_cnl, }; static const struct board_info { const char *name; const struct pch_dev_ops *ops; } board_info[] = { [board_hsw] = { .name = "pch_haswell", .ops = &pch_dev_ops_wpt, }, [board_wpt] = { .name = "pch_wildcat_point", .ops = &pch_dev_ops_wpt, }, [board_skl] = { .name = "pch_skylake", .ops = &pch_dev_ops_wpt, }, [board_cnl] = { .name = "pch_cannonlake", .ops = &pch_dev_ops_wpt, }, }; static int intel_pch_thermal_probe(struct pci_dev *pdev, const struct pci_device_id *id) { enum board_ids board_id = id->driver_data; const struct board_info *bi = &board_info[board_id]; struct pch_thermal_device *ptd; int err; int nr_trips; ptd = devm_kzalloc(&pdev->dev, sizeof(*ptd), GFP_KERNEL); if (!ptd) return -ENOMEM; ptd->ops = bi->ops; pci_set_drvdata(pdev, ptd); ptd->pdev = pdev; err = pci_enable_device(pdev); if (err) { dev_err(&pdev->dev, "failed to enable pci device\n"); return err; } err = pci_request_regions(pdev, driver_name); if (err) { dev_err(&pdev->dev, "failed to request pci region\n"); goto error_disable; } ptd->hw_base = pci_ioremap_bar(pdev, 0); if (!ptd->hw_base) { err = -ENOMEM; dev_err(&pdev->dev, "failed to map mem base\n"); goto error_release; } err = ptd->ops->hw_init(ptd, &nr_trips); if (err) goto error_cleanup; ptd->tzd = thermal_zone_device_register(bi->name, nr_trips, 0, ptd, &tzd_ops, NULL, 0, 0); if (IS_ERR(ptd->tzd)) { dev_err(&pdev->dev, "Failed to register thermal zone %s\n", bi->name); err = PTR_ERR(ptd->tzd); goto error_cleanup; } return 0; error_cleanup: iounmap(ptd->hw_base); error_release: pci_release_regions(pdev); error_disable: pci_disable_device(pdev); dev_err(&pdev->dev, "pci device failed to probe\n"); return err; } static void intel_pch_thermal_remove(struct pci_dev *pdev) { struct pch_thermal_device *ptd = pci_get_drvdata(pdev); thermal_zone_device_unregister(ptd->tzd); iounmap(ptd->hw_base); pci_set_drvdata(pdev, NULL); pci_release_region(pdev, 0); pci_disable_device(pdev); } static int intel_pch_thermal_suspend(struct device *device) { struct pch_thermal_device *ptd = dev_get_drvdata(device); return ptd->ops->suspend(ptd); } static int intel_pch_thermal_resume(struct device *device) { struct pch_thermal_device *ptd = dev_get_drvdata(device); return ptd->ops->resume(ptd); } static const struct pci_device_id intel_pch_thermal_id[] = { { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCH_THERMAL_DID_HSW_1), .driver_data = board_hsw, }, { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCH_THERMAL_DID_HSW_2), .driver_data = board_hsw, }, { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCH_THERMAL_DID_WPT), .driver_data = board_wpt, }, { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCH_THERMAL_DID_SKL), .driver_data = board_skl, }, { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCH_THERMAL_DID_SKL_H), .driver_data = board_skl, }, { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCH_THERMAL_DID_CNL), .driver_data = board_cnl, }, { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCH_THERMAL_DID_CNL_H), .driver_data = board_cnl, }, { 0, }, }; MODULE_DEVICE_TABLE(pci, intel_pch_thermal_id); static const struct dev_pm_ops intel_pch_pm_ops = { .suspend = intel_pch_thermal_suspend, .resume = intel_pch_thermal_resume, }; static struct pci_driver intel_pch_thermal_driver = { .name = "intel_pch_thermal", .id_table = intel_pch_thermal_id, .probe = intel_pch_thermal_probe, .remove = intel_pch_thermal_remove, .driver.pm = &intel_pch_pm_ops, }; module_pci_driver(intel_pch_thermal_driver); MODULE_LICENSE("GPL v2"); MODULE_DESCRIPTION("Intel PCH Thermal driver"); |