Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 | // SPDX-License-Identifier: (GPL-2.0 OR MIT) /* * Copyright (C) 2016-2017 Zodiac Inflight Innovations */ #include <dt-bindings/gpio/gpio.h> #include <dt-bindings/sound/fsl-imx-audmux.h> / { chosen { stdout-path = &uart1; }; aliases { mdio-gpio0 = &mdio1; rtc0 = &ds1341; }; mdio1: mdio { compatible = "virtual,mdio-gpio"; #address-cells = <1>; #size-cells = <0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_mdio1>; gpios = <&gpio6 5 GPIO_ACTIVE_HIGH &gpio6 4 GPIO_ACTIVE_HIGH>; phy: ethernet-phy@0 { pinctrl-0 = <&pinctrl_rmii_phy_irq>; pinctrl-names = "default"; reg = <0>; interrupt-parent = <&gpio3>; interrupts = <30 IRQ_TYPE_LEVEL_LOW>; }; }; reg_28p0v: regulator-28p0v { compatible = "regulator-fixed"; regulator-name = "28V_IN"; regulator-min-microvolt = <28000000>; regulator-max-microvolt = <28000000>; regulator-always-on; }; reg_12p0v: regulator-12p0v { compatible = "regulator-fixed"; vin-supply = <®_28p0v>; regulator-name = "12V_MAIN"; regulator-min-microvolt = <12000000>; regulator-max-microvolt = <12000000>; regulator-always-on; }; reg_5p0v_main: regulator-5p0v-main { compatible = "regulator-fixed"; vin-supply = <®_12p0v>; regulator-name = "5V_MAIN"; regulator-min-microvolt = <5000000>; regulator-max-microvolt = <5000000>; regulator-always-on; }; reg_3p3v_pmic: regulator-3p3v-pmic { compatible = "regulator-fixed"; vin-supply = <®_12p0v>; regulator-name = "PMIC_3V3"; regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; regulator-always-on; }; reg_3p3v: regulator-3p3v { compatible = "regulator-fixed"; vin-supply = <®_3p3v_pmic>; regulator-name = "GEN_3V3"; regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; regulator-always-on; }; reg_3p3v_sd: regulator-3p3v-sd { compatible = "regulator-fixed"; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_reg_3p3v_sd>; vin-supply = <®_3p3v>; regulator-name = "3V3_SD"; regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; gpio = <&gpio7 8 GPIO_ACTIVE_HIGH>; startup-delay-us = <1000>; enable-active-high; regulator-always-on; }; reg_3p3v_display: regulator-3p3v-display { compatible = "regulator-fixed"; vin-supply = <®_12p0v>; regulator-name = "3V3_DISPLAY"; regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; regulator-always-on; }; reg_3p3v_ssd: regulator-3p3v-ssd { compatible = "regulator-fixed"; vin-supply = <®_12p0v>; regulator-name = "3V3_SSD"; regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; regulator-always-on; }; sound1 { compatible = "simple-audio-card"; simple-audio-card,name = "front"; simple-audio-card,format = "i2s"; simple-audio-card,bitclock-master = <&sound1_codec>; simple-audio-card,frame-master = <&sound1_codec>; simple-audio-card,widgets = "Headphone", "Headphone Jack"; simple-audio-card,routing = "Headphone Jack", "HPA1 HPLEFT", "Headphone Jack", "HPA1 HPRIGHT", "HPA1 LEFTIN", "HPL", "HPA1 RIGHTIN", "HPR"; simple-audio-card,aux-devs = <&hpa1>; sound1_cpu: simple-audio-card,cpu { sound-dai = <&ssi2>; }; sound1_codec: simple-audio-card,codec { sound-dai = <&codec1>; clocks = <&cs2000>; }; }; sound2 { compatible = "simple-audio-card"; simple-audio-card,name = "periph"; simple-audio-card,format = "i2s"; simple-audio-card,bitclock-master = <&sound2_codec>; simple-audio-card,frame-master = <&sound2_codec>; simple-audio-card,widgets = "Headphone", "Headphone Jack"; simple-audio-card,routing = "Headphone Jack", "HPA1 HPLEFT", "Headphone Jack", "HPA1 HPRIGHT", "HPA1 LEFTIN", "HPL", "HPA1 RIGHTIN", "HPR"; simple-audio-card,aux-devs = <&hpa2>; sound2_cpu: simple-audio-card,cpu { sound-dai = <&ssi1>; }; sound2_codec: simple-audio-card,codec { sound-dai = <&codec2>; clocks = <&cs2000>; }; }; panel { power-supply = <®_3p3v_display>; backlight = <&sp_backlight>; status = "disabled"; port { panel_in: endpoint { remote-endpoint = <&lvds0_out>; }; }; }; disp0: disp0 { #address-cells = <1>; #size-cells = <0>; compatible = "fsl,imx-parallel-display"; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_disp0>; status = "disabled"; port@0 { reg = <0>; disp0_in_0: endpoint { remote-endpoint = <&ipu1_di0_disp0>; }; }; port@1 { reg = <1>; disp0_out: endpoint { remote-endpoint = <&tc358767_in>; }; }; }; cs2000_ref: cs2000-ref { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <24576000>; }; cs2000_in_dummy: cs2000-in-dummy { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <0>; }; edp_refclk: edp-refclk { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <19200000>; }; }; &clks { assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>, <&clks IMX6QDL_CLK_LDB_DI1_SEL>; assigned-clock-parents = <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>, <&clks IMX6QDL_CLK_PLL5_VIDEO_DIV>; }; &cpu0 { fsl,soc-operating-points = < /* ARM kHz SOC-PU uV */ 1200000 1300000 996000 1275000 852000 1275000 792000 1200000 396000 1200000 >; }; ®_arm { vin-supply = <&sw1a_reg>; }; ®_pu { vin-supply = <&sw1c_reg>; }; ®_soc { vin-supply = <&sw1c_reg>; }; &ldb { lvds-channel@0 { port@4 { reg = <4>; lvds0_out: endpoint { remote-endpoint = <&panel_in>; }; }; }; }; &uart1 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart1>; status = "okay"; }; &uart3 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart3>; uart-has-rtscts; linux,rs485-enabled-at-boot-time; status = "okay"; }; &uart4 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_uart4>; status = "okay"; rave-sp { compatible = "zii,rave-sp-rdu2"; current-speed = <1000000>; #address-cells = <1>; #size-cells = <1>; watchdog { compatible = "zii,rave-sp-watchdog"; }; sp_backlight: backlight { compatible = "zii,rave-sp-backlight"; }; pwrbutton { compatible = "zii,rave-sp-pwrbutton"; }; eeprom@a3 { compatible = "zii,rave-sp-eeprom"; reg = <0xa3 0x4000>; #address-cells = <1>; #size-cells = <1>; zii,eeprom-name = "dds-eeprom"; }; eeprom@a4 { compatible = "zii,rave-sp-eeprom"; reg = <0xa4 0x4000>; #address-cells = <1>; #size-cells = <1>; zii,eeprom-name = "main-eeprom"; }; }; }; &ecspi1 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_ecspi1>; cs-gpios = <&gpio2 30 GPIO_ACTIVE_LOW>; status = "okay"; flash@0 { compatible = "st,m25p128", "jedec,spi-nor"; spi-max-frequency = <20000000>; reg = <0>; }; }; &gpio3 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_gpio3_hog>; usb-emulation-hog { gpio-hog; gpios = <19 GPIO_ACTIVE_HIGH>; output-low; line-name = "usb-emulation"; }; usb-mode1-hog { gpio-hog; gpios = <20 GPIO_ACTIVE_HIGH>; output-high; line-name = "usb-mode1"; }; usb-pwr-hog { gpio-hog; gpios = <22 GPIO_ACTIVE_LOW>; output-high; line-name = "usb-pwr-ctrl-en-n"; }; usb-mode2-hog { gpio-hog; gpios = <23 GPIO_ACTIVE_HIGH>; output-high; line-name = "usb-mode2"; }; }; &i2c1 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_i2c1>; clock-frequency = <100000>; status = "okay"; codec2: codec@18 { compatible = "ti,tlv320dac3100"; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_codec2>; reg = <0x18>; #sound-dai-cells = <0>; HPVDD-supply = <®_3p3v>; SPRVDD-supply = <®_3p3v>; SPLVDD-supply = <®_3p3v>; AVDD-supply = <®_3p3v>; IOVDD-supply = <®_3p3v>; DVDD-supply = <&vgen4_reg>; reset-gpios = <&gpio1 2 GPIO_ACTIVE_LOW>; }; accel@1c { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_accel>; compatible = "fsl,mma8451"; reg = <0x1c>; interrupt-parent = <&gpio1>; interrupt-names = "INT2"; interrupts = <20 IRQ_TYPE_LEVEL_LOW>; vdd-supply = <®_3p3v>; vddio-supply = <®_3p3v>; }; hpa2: amp@60 { compatible = "ti,tpa6130a2"; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_tpa2>; reg = <0x60>; power-gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>; Vdd-supply = <®_5p0v_main>; sound-name-prefix = "HPA1"; }; edp-bridge@68 { compatible = "toshiba,tc358767"; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_tc358767>; reg = <0x68>; shutdown-gpios = <&gpio1 9 GPIO_ACTIVE_HIGH>; clock-names = "ref"; clocks = <&edp_refclk>; status = "disabled"; ports { #address-cells = <1>; #size-cells = <0>; port@1 { reg = <1>; tc358767_in: endpoint { remote-endpoint = <&disp0_out>; }; }; }; }; }; &i2c2 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_i2c2>; clock-frequency = <100000>; status = "okay"; pmic@8 { compatible = "fsl,pfuze100"; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_pfuze100_irq>; reg = <0x08>; interrupt-parent = <&gpio7>; interrupts = <13 IRQ_TYPE_LEVEL_LOW>; regulators { sw1a_reg: sw1ab { regulator-min-microvolt = <300000>; regulator-max-microvolt = <1875000>; regulator-boot-on; regulator-always-on; regulator-ramp-delay = <6250>; }; sw1c_reg: sw1c { regulator-min-microvolt = <300000>; regulator-max-microvolt = <1875000>; regulator-boot-on; regulator-always-on; regulator-ramp-delay = <6250>; }; sw2_reg: sw2 { regulator-min-microvolt = <800000>; regulator-max-microvolt = <3000000>; regulator-boot-on; regulator-always-on; }; sw3a_reg: sw3a { regulator-min-microvolt = <400000>; regulator-max-microvolt = <1500000>; regulator-boot-on; regulator-always-on; }; sw3b_reg: sw3b { regulator-min-microvolt = <400000>; regulator-max-microvolt = <1500000>; regulator-boot-on; regulator-always-on; }; sw4_reg: sw4 { regulator-min-microvolt = <800000>; regulator-max-microvolt = <1800000>; regulator-boot-on; regulator-always-on; }; snvs_reg: vsnvs { regulator-min-microvolt = <1000000>; regulator-max-microvolt = <3000000>; regulator-boot-on; regulator-always-on; }; vref_reg: vrefddr { regulator-boot-on; regulator-always-on; }; vgen2_reg: vgen2 { regulator-min-microvolt = <1000000>; regulator-max-microvolt = <1500000>; regulator-always-on; }; vgen4_reg: vgen4 { regulator-min-microvolt = <1200000>; regulator-max-microvolt = <1800000>; regulator-always-on; }; vgen5_reg: vgen5 { regulator-min-microvolt = <1800000>; regulator-max-microvolt = <2500000>; regulator-always-on; }; vgen6_reg: vgen6 { regulator-min-microvolt = <1800000>; regulator-max-microvolt = <2800000>; regulator-always-on; }; }; }; watchdog@38 { compatible = "zii,rave-wdt"; reg = <0x38>; }; temp-sense@48 { compatible = "national,lm75"; reg = <0x48>; }; cs2000: clkgen@4e { compatible = "cirrus,cs2000-cp"; reg = <0x4e>; #clock-cells = <0>; clock-names = "clk_in", "ref_clk"; clocks = <&cs2000_in_dummy>, <&cs2000_ref>; assigned-clocks = <&cs2000>; assigned-clock-rates = <24000000>; }; eeprom@54 { compatible = "atmel,24c128"; reg = <0x54>; }; ds1341: rtc@68 { compatible = "dallas,ds1341"; reg = <0x68>; }; }; &i2c3 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_i2c3>; clock-frequency = <400000>; status = "okay"; codec1: codec@18 { compatible = "ti,tlv320dac3100"; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_codec1>; reg = <0x18>; #sound-dai-cells = <0>; HPVDD-supply = <®_3p3v>; SPRVDD-supply = <®_3p3v>; SPLVDD-supply = <®_3p3v>; AVDD-supply = <®_3p3v>; IOVDD-supply = <®_3p3v>; DVDD-supply = <&vgen4_reg>; reset-gpios = <&gpio1 0 GPIO_ACTIVE_LOW>; }; touchscreen@20 { compatible = "syna,rmi4-i2c"; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_ts>; reg = <0x20>; interrupt-parent = <&gpio1>; interrupts = <8 IRQ_TYPE_LEVEL_LOW>; vdd-supply = <®_5p0v_main>; vio-supply = <®_3p3v>; #address-cells = <1>; #size-cells = <0>; rmi4-f01@1 { reg = <0x1>; syna,nosleep-mode = <2>; }; rmi4-f11@11 { reg = <0x11>; touchscreen-inverted-x; touchscreen-swapped-x-y; syna,sensor-type = <1>; syna,delta-x-threshold = <5>; syna,delta-y-threshold = <10>; }; rmi4-f12@12 { reg = <0x12>; touchscreen-inverted-x; touchscreen-swapped-x-y; syna,sensor-type = <1>; }; }; touchscreen@2a { compatible = "eeti,exc3000"; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_ts>; reg = <0x2a>; interrupt-parent = <&gpio1>; interrupts = <8 IRQ_TYPE_LEVEL_LOW>; touchscreen-inverted-x; touchscreen-swapped-x-y; status = "disabled"; }; reg_5p0v_user_usb: charger@32 { compatible = "microchip,ucs1002"; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_ucs1002_pins>; reg = <0x32>; interrupts-extended = <&gpio5 2 IRQ_TYPE_EDGE_BOTH>, <&gpio3 21 IRQ_TYPE_EDGE_FALLING>; interrupt-names = "a_det", "alert"; }; hpa1: amp@60 { compatible = "ti,tpa6130a2"; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_tpa1>; reg = <0x60>; power-gpio = <&gpio1 4 GPIO_ACTIVE_HIGH>; Vdd-supply = <®_5p0v_main>; sound-name-prefix = "HPA1"; }; }; &ipu1_di0_disp0 { remote-endpoint = <&disp0_in_0>; }; &pcie { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_pcie>; reset-gpio = <&gpio7 12 GPIO_ACTIVE_LOW>; status = "okay"; host@0 { reg = <0 0 0 0 0>; #address-cells = <3>; #size-cells = <2>; i210: i210@0 { reg = <0 0 0 0 0>; }; }; }; &usdhc2 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_usdhc2>; bus-width = <4>; cd-gpios = <&gpio2 2 GPIO_ACTIVE_LOW>; disable-wp; vmmc-supply = <®_3p3v_sd>; vqmmc-supply = <®_3p3v>; no-1-8-v; no-sdio; status = "okay"; }; &usdhc3 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_usdhc3>; bus-width = <4>; cd-gpios = <&gpio2 0 GPIO_ACTIVE_LOW>; disable-wp; vmmc-supply = <®_3p3v_sd>; vqmmc-supply = <®_3p3v>; no-1-8-v; no-sdio; status = "okay"; }; &usdhc4 { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_usdhc4>; bus-width = <8>; vmmc-supply = <®_3p3v>; vqmmc-supply = <®_3p3v>; no-1-8-v; non-removable; no-sdio; no-sd; status = "okay"; }; &sata { target-supply = <®_3p3v_ssd>; status = "okay"; }; &fec { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_enet>; phy-mode = "rmii"; phy-handle = <&phy>; phy-reset-gpios = <&gpio1 23 GPIO_ACTIVE_LOW>; phy-reset-duration = <100>; phy-supply = <®_3p3v>; status = "okay"; mdio { #address-cells = <1>; #size-cells = <0>; clock-frequency = <12500000>; suppress-preamble; status = "okay"; switch: switch@0 { compatible = "marvell,mv88e6085"; pinctrl-0 = <&pinctrl_switch_irq>; pinctrl-names = "default"; reg = <0>; dsa,member = <0 0>; eeprom-length = <512>; interrupt-parent = <&gpio6>; interrupts = <3 IRQ_TYPE_LEVEL_LOW>; interrupt-controller; #interrupt-cells = <2>; ports { #address-cells = <1>; #size-cells = <0>; port@0 { reg = <0>; label = "gigabit_proc"; phy-handle = <&switchphy0>; }; port@1 { reg = <1>; label = "netaux"; phy-handle = <&switchphy1>; }; port@2 { reg = <2>; label = "cpu"; ethernet = <&fec>; fixed-link { speed = <100>; full-duplex; }; }; port@3 { reg = <3>; label = "netright"; phy-handle = <&switchphy3>; }; port@4 { reg = <4>; label = "netleft"; phy-handle = <&switchphy4>; }; }; mdio { #address-cells = <1>; #size-cells = <0>; switchphy0: switchphy@0 { reg = <0>; interrupt-parent = <&switch>; interrupts = <0 IRQ_TYPE_LEVEL_HIGH>; }; switchphy1: switchphy@1 { reg = <1>; interrupt-parent = <&switch>; interrupts = <1 IRQ_TYPE_LEVEL_HIGH>; }; switchphy2: switchphy@2 { reg = <2>; interrupt-parent = <&switch>; interrupts = <2 IRQ_TYPE_LEVEL_HIGH>; }; switchphy3: switchphy@3 { reg = <3>; interrupt-parent = <&switch>; interrupts = <3 IRQ_TYPE_LEVEL_HIGH>; }; switchphy4: switchphy@4 { reg = <4>; interrupt-parent = <&switch>; interrupts = <4 IRQ_TYPE_LEVEL_HIGH>; }; }; }; }; }; &usbh1 { vbus-supply = <®_5p0v_main>; disable-over-current; maximum-speed = "full-speed"; status = "okay"; }; &usbotg { vbus-supply = <®_5p0v_user_usb>; disable-over-current; dr_mode = "host"; status = "okay"; }; &snvs_rtc { status = "disabled"; }; &ssi1 { status = "okay"; }; &ssi2 { status = "okay"; }; &audmux { pinctrl-names = "default"; pinctrl-0 = <&pinctrl_audmux>; status = "okay"; ssi1 { fsl,audmux-port = <0>; fsl,port-config = < (IMX_AUDMUX_V2_PTCR_SYN | IMX_AUDMUX_V2_PTCR_TFSEL(2) | IMX_AUDMUX_V2_PTCR_TCSEL(2) | IMX_AUDMUX_V2_PTCR_TFSDIR | IMX_AUDMUX_V2_PTCR_TCLKDIR) IMX_AUDMUX_V2_PDCR_RXDSEL(2) >; }; aud3 { fsl,audmux-port = <2>; fsl,port-config = < IMX_AUDMUX_V2_PTCR_SYN IMX_AUDMUX_V2_PDCR_RXDSEL(0) >; }; ssi2 { fsl,audmux-port = <1>; fsl,port-config = < (IMX_AUDMUX_V2_PTCR_SYN | IMX_AUDMUX_V2_PTCR_TFSEL(4) | IMX_AUDMUX_V2_PTCR_TCSEL(4) | IMX_AUDMUX_V2_PTCR_TFSDIR | IMX_AUDMUX_V2_PTCR_TCLKDIR) IMX_AUDMUX_V2_PDCR_RXDSEL(4) >; }; aud5 { fsl,audmux-port = <4>; fsl,port-config = < IMX_AUDMUX_V2_PTCR_SYN IMX_AUDMUX_V2_PDCR_RXDSEL(1) >; }; }; &iomuxc { pinctrl_accel: accelgrp { fsl,pins = < MX6QDL_PAD_SD1_CLK__GPIO1_IO20 0x4001b000 >; }; pinctrl_audmux: audmuxgrp { fsl,pins = < MX6QDL_PAD_KEY_COL0__AUD5_TXC 0x130b0 MX6QDL_PAD_KEY_ROW0__AUD5_TXD 0x130b0 MX6QDL_PAD_KEY_COL1__AUD5_TXFS 0x130b0 MX6QDL_PAD_CSI0_DAT4__AUD3_TXC 0x130b0 MX6QDL_PAD_CSI0_DAT5__AUD3_TXD 0x130b0 MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0 >; }; pinctrl_codec1: dac1grp { fsl,pins = < MX6QDL_PAD_GPIO_0__GPIO1_IO00 0x40000038 >; }; pinctrl_codec2: dac2grp { fsl,pins = < MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x40000038 >; }; pinctrl_disp0: disp0grp { fsl,pins = < MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x100f9 MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x100f9 MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x100f9 MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x100f9 MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x100f9 MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x100f9 MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x100f9 MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x100f9 MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x100f9 MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x100f9 MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x100f9 MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x100f9 MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x100f9 MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x100f9 MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x100f9 MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x100f9 MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x100f9 MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x100f9 MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x100f9 MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x100f9 MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x100f9 MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x100f9 MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x100f9 MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x100f9 MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x100f9 MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x100f9 MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x100f9 MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x100f9 >; }; pinctrl_ecspi1: ecspi1grp { fsl,pins = < MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1 MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1 MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1 MX6QDL_PAD_EIM_EB2__GPIO2_IO30 0x1b0b1 >; }; pinctrl_enet: enetgrp { fsl,pins = < MX6QDL_PAD_ENET_MDC__ENET_MDC 0x000b1 MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x100b1 MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN 0x100f5 MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x100f5 MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 0x100c0 MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 0x100c0 MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x100f5 MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 0x100f5 MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x40010040 MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER 0x100b0 MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23 0x1b0b0 >; }; pinctrl_gpio3_hog: gpio3hoggrp { fsl,pins = < MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x1b0b0 MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x1b0b0 MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x1b0b0 MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x1b0b0 >; }; pinctrl_i2c1: i2c1grp { fsl,pins = < MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b811 MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b811 >; }; pinctrl_i2c2: i2c2grp { fsl,pins = < MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b811 MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b811 >; }; pinctrl_i2c3: i2c3grp { fsl,pins = < MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b811 MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b811 >; }; pinctrl_mdio1: bitbangmdiogrp { fsl,pins = < /* Bitbang MDIO for DEB Switch */ MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05 0x4001b030 MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04 0x40018830 >; }; pinctrl_pcie: pciegrp { fsl,pins = < MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x10038 >; }; pinctrl_pfuze100_irq: pfuze100grp { fsl,pins = < MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x40010000 >; }; pinctrl_reg_3p3v_sd: mmcsupply1grp { fsl,pins = < MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x858 >; }; pinctrl_rmii_phy_irq: phygrp { fsl,pins = < MX6QDL_PAD_EIM_D30__GPIO3_IO30 0x40010000 >; }; pinctrl_switch_irq: switchgrp { fsl,pins = < MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03 0x4001b000 >; }; pinctrl_tc358767: tc358767grp { fsl,pins = < MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x10 >; }; pinctrl_tpa1: tpa6130-1grp { fsl,pins = < MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x40000038 >; }; pinctrl_tpa2: tpa6130-2grp { fsl,pins = < MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x40000038 >; }; pinctrl_ts: tsgrp { fsl,pins = < MX6QDL_PAD_GPIO_8__GPIO1_IO08 0x1b0b0 MX6QDL_PAD_GPIO_7__GPIO1_IO07 0x1b0b0 >; }; pinctrl_uart1: uart1grp { fsl,pins = < MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1 MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1 >; }; pinctrl_uart3: uart3grp { fsl,pins = < MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1 MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1 MX6QDL_PAD_EIM_D31__UART3_RTS_B 0x1b0b1 >; }; pinctrl_uart4: uart4grp { fsl,pins = < MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA 0x1b0b1 MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA 0x1b0b1 >; }; pinctrl_ucs1002_pins: ucs1002grp { fsl,pins = < MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x1b0b0 MX6QDL_PAD_EIM_D21__GPIO3_IO21 0x1b0b0 >; }; pinctrl_usdhc2: usdhc2grp { fsl,pins = < MX6QDL_PAD_SD2_CMD__SD2_CMD 0x10059 MX6QDL_PAD_SD2_CLK__SD2_CLK 0x10069 MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059 MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059 MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059 MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059 MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x40010040 >; }; pinctrl_usdhc3: usdhc3grp { fsl,pins = < MX6QDL_PAD_SD3_CMD__SD3_CMD 0x10059 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10069 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059 MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x40010040 >; }; pinctrl_usdhc4: usdhc4grp { fsl,pins = < MX6QDL_PAD_SD4_CMD__SD4_CMD 0x17059 MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10059 MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059 MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059 MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059 MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059 MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059 MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059 MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059 MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059 MX6QDL_PAD_NANDF_ALE__SD4_RESET 0x1b0b1 >; }; }; |