Linux Audio

Check our new training course

Embedded Linux Audio

Check our new training course
with Creative Commons CC-BY-SA
lecture materials

Bootlin logo

Elixir Cross Referencer

Open Menu / tools / perf / pmu-events / arch / x86 / skylake / uncore.json
Loading...
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
[
  {
    "Unit": "CBO",
    "EventCode": "0x22",
    "UMask": "0x41",
    "EventName": "UNC_CBO_XSNP_RESPONSE.MISS_XCORE",
    "BriefDescription": "A cross-core snoop initiated by this Cbox due to processor core memory request which misses in some processor core.",
    "PublicDescription": "A cross-core snoop initiated by this Cbox due to processor core memory request which misses in some processor core.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x22",
    "UMask": "0x81",
    "EventName": "UNC_CBO_XSNP_RESPONSE.MISS_EVICTION",
    "BriefDescription": "A cross-core snoop resulted from L3 Eviction which misses in some processor core.",
    "PublicDescription": "A cross-core snoop resulted from L3 Eviction which misses in some processor core.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x22",
    "UMask": "0x44",
    "EventName": "UNC_CBO_XSNP_RESPONSE.HIT_XCORE",
    "BriefDescription": "A cross-core snoop initiated by this Cbox due to processor core memory request which hits a non-modified line in some processor core.",
    "PublicDescription": "A cross-core snoop initiated by this Cbox due to processor core memory request which hits a non-modified line in some processor core.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x22",
    "UMask": "0x48",
    "EventName": "UNC_CBO_XSNP_RESPONSE.HITM_XCORE",
    "BriefDescription": "A cross-core snoop initiated by this Cbox due to processor core memory request which hits a modified line in some processor core.",
    "PublicDescription": "A cross-core snoop initiated by this Cbox due to processor core memory request which hits a modified line in some processor core.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x21",
    "EventName": "UNC_CBO_CACHE_LOOKUP.WRITE_M",
    "BriefDescription": "L3 Lookup write request that access cache and found line in M-state",
    "PublicDescription": "L3 Lookup write request that access cache and found line in M-state.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x81",
    "EventName": "UNC_CBO_CACHE_LOOKUP.ANY_M",
    "BriefDescription": "L3 Lookup any request that access cache and found line in M-state",
    "PublicDescription": "L3 Lookup any request that access cache and found line in M-state.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x18",
    "EventName": "UNC_CBO_CACHE_LOOKUP.READ_I",
    "BriefDescription": "L3 Lookup read request that access cache and found line in I-state",
    "PublicDescription": "L3 Lookup read request that access cache and found line in I-state.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x88",
    "EventName": "UNC_CBO_CACHE_LOOKUP.ANY_I",
    "BriefDescription": "L3 Lookup any request that access cache and found line in I-state",
    "PublicDescription": "L3 Lookup any request that access cache and found line in I-state.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x1f",
    "EventName": "UNC_CBO_CACHE_LOOKUP.READ_MESI",
    "BriefDescription": "L3 Lookup read request that access cache and found line in any MESI-state",
    "PublicDescription": "L3 Lookup read request that access cache and found line in any MESI-state.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x2f",
    "EventName": "UNC_CBO_CACHE_LOOKUP.WRITE_MESI",
    "BriefDescription": "L3 Lookup write request that access cache and found line in MESI-state",
    "PublicDescription": "L3 Lookup write request that access cache and found line in MESI-state.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x8f",
    "EventName": "UNC_CBO_CACHE_LOOKUP.ANY_MESI",
    "BriefDescription": "L3 Lookup any request that access cache and found line in MESI-state",
    "PublicDescription": "L3 Lookup any request that access cache and found line in MESI-state.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x86",
    "EventName": "UNC_CBO_CACHE_LOOKUP.ANY_ES",
    "BriefDescription": "L3 Lookup any request that access cache and found line in E or S-state",
    "PublicDescription": "L3 Lookup any request that access cache and found line in E or S-state.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x16",
    "EventName": "UNC_CBO_CACHE_LOOKUP.READ_ES",
    "BriefDescription": "L3 Lookup read request that access cache and found line in E or S-state",
    "PublicDescription": "L3 Lookup read request that access cache and found line in E or S-state.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "CBO",
    "EventCode": "0x34",
    "UMask": "0x26",
    "EventName": "UNC_CBO_CACHE_LOOKUP.WRITE_ES",
    "BriefDescription": "L3 Lookup write request that access cache and found line in E or S-state",
    "PublicDescription": "L3 Lookup write request that access cache and found line in E or S-state.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x80",
    "UMask": "0x01",
    "EventName": "UNC_ARB_TRK_OCCUPANCY.ALL",
    "BriefDescription": "Each cycle count number of all Core outgoing valid entries. Such entry is defined as valid from its allocation till first of IDI0 or DRS0 messages is sent out. Accounts for Coherent and non-coherent traffic.",
    "PublicDescription": "Each cycle count number of all Core outgoing valid entries. Such entry is defined as valid from its allocation till first of IDI0 or DRS0 messages is sent out. Accounts for Coherent and non-coherent traffic.",
    "Counter": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x81",
    "UMask": "0x01",
    "EventName": "UNC_ARB_TRK_REQUESTS.ALL",
    "BriefDescription": "Total number of Core outgoing entries allocated. Accounts for Coherent and non-coherent traffic.",
    "PublicDescription": "Total number of Core outgoing entries allocated. Accounts for Coherent and non-coherent traffic.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x81",
    "UMask": "0x02",
    "EventName": "UNC_ARB_TRK_REQUESTS.DRD_DIRECT",
    "BriefDescription": "Number of Core coherent Data Read entries allocated in DirectData mode",
    "PublicDescription": "Number of Core coherent Data Read entries allocated in DirectData mode.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x81",
    "UMask": "0x20",
    "EventName": "UNC_ARB_TRK_REQUESTS.WRITES",
    "BriefDescription": "Number of Writes allocated - any write transactions: full/partials writes and evictions.",
    "PublicDescription": "Number of Writes allocated - any write transactions: full/partials writes and evictions.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x84",
    "UMask": "0x01",
    "EventName": "UNC_ARB_COH_TRK_REQUESTS.ALL",
    "BriefDescription": "Number of entries allocated. Account for Any type: e.g. Snoop, Core aperture, etc.",
    "PublicDescription": "Number of entries allocated. Account for Any type: e.g. Snoop, Core aperture, etc.",
    "Counter": "0,1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "iMPH-U",
    "EventCode": "0x80",
    "UMask": "0x01",
    "EventName": "UNC_ARB_TRK_OCCUPANCY.CYCLES_WITH_ANY_REQUEST",
    "BriefDescription": "Cycles with at least one request outstanding is waiting for data return from memory controller. Account for coherent and non-coherent requests initiated by IA Cores, Processor Graphics Unit, or LLC.;",
    "PublicDescription": "Cycles with at least one request outstanding is waiting for data return from memory controller. Account for coherent and non-coherent requests initiated by IA Cores, Processor Graphics Unit, or LLC.",
    "Counter": "0",
    "CounterMask": "1",
    "Invert": "0",
    "EdgeDetect": "0"
  },
  {
    "Unit": "NCU",
    "EventCode": "0x0",
    "UMask": "0x01",
    "EventName": "UNC_CLOCK.SOCKET",
    "BriefDescription": "This 48-bit fixed counter counts the UCLK cycles",
    "PublicDescription": "This 48-bit fixed counter counts the UCLK cycles.",
    "Counter": "FIXED",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0"
  }
]