Loading...
/* * Offsets for register values preserved in RAM while in sleep mode */ #define SLEEP_SAVE_OSCR 0 #define SLEEP_SAVE_OSMR0 1 #define SLEEP_SAVE_OSMR1 2 #define SLEEP_SAVE_OSMR2 3 #define SLEEP_SAVE_OSMR3 4 #define SLEEP_SAVE_OIER 5 #define SLEEP_SAVE_GPDR 6 #define SLEEP_SAVE_GRER 7 #define SLEEP_SAVE_GFER 8 #define SLEEP_SAVE_GAFR 9 #define SLEEP_SAVE_PPDR 10 #define SLEEP_SAVE_PPSR 11 #define SLEEP_SAVE_PPAR 12 #define SLEEP_SAVE_PSDR 13 #define SLEEP_SAVE_Ser1SDCR0 14 #define SLEEP_SAVE_ICMR 15 #define SLEEP_SAVE_SP 16 #define SLEEP_SAVE_CP15_R1 17 #define SLEEP_SAVE_CP15_R2 18 #define SLEEP_SAVE_CP15_R3 19 #define SLEEP_SAVE_CP15_R5 20 #define SLEEP_SAVE_CP15_R6 21 #define SLEEP_SAVE_CP15_R13 22 #define SLEEP_SAVE_SIZE 23 |